Intern, Digital Design - Fall 2026

Murata Manufacturing Co., Ltd.; San Diego (CA); On-site; USD 44,000 - 80,000; Full time

Job summary

pSemi Corporation, a Murata company based in San Diego with global offices, is seeking an intern to assist in designing, verifying, characterizing, validating, and supporting circuit IP blocks for product development. The role emphasizes analog mixed-signal and digital verification for FPGA and RTL projects, and requires hands-on lab experience with test equipment.

The internship focuses on building and refining verification environments, FPGA system development, and lab debugging using advanced

Qualifications

• Experience developing RTL and running Verilog simulations.
• Familiarity with FPGA development tools and lab debug of FPGA design projects.
• Knowledge of sequential and combinational logic, finite state machines, data path components.
• Understanding of timing, metastability, setup/hold constraints.
• Familiarity with memory components and storage elements.
• Proficient with Python and software techniques.

Responsibilities

• Develop and simulate self-checking, functional design verification, and validation test benches.
• Development of FPGA systems using logic design and RTL coding.
• Lab Debug of FPGA prototypes using logic analyzers, oscilloscopes and signal generators.
• Modify C code controlling automated test equipment.

Skills

RTL development

Verilog simulations

FPGA debugging

Python scripting

Digital design

CMOS concepts

Education

Bachelor’s degree in Electrical Engineering or Computer Engineering (3+ years completed)

Tools

Cadence CAD tools

SimVision/Xcelium

Genus synthesis

Innovus Auto Place & Route

Job description

Select how often (in days) to receive an alert:

pSemi Corporation is a Murata company driving semiconductor integration. pSemi builds on Peregrine Semiconductor’s 30-year legacy of technology advancements and strong IP portfolio but with a new mission—to enhance Murata’s world-class capabilities with high-performance semiconductors. With a strong foundation in RF integration, pSemi’s product portfolio now spans power management, connected sensors, optical transceivers, antenna tuning and RF frontends. These intelligent and efficient semiconductors enable advanced modules for smartphones, base stations, personal computers, electric vehicles, data centers, IoT devices and healthcare. From headquarters in San Diego and offices around the world, pSemi’s team explores new ways to make electronics for the connected world smaller, thinner, faster and better.

Job Summary

This position is for a design verification/validation intern for Analog Mixed-Signal and Digital products. The intern will assist in developing, verifying, characterizing, validating, and supporting circuit IP blocks for product development.

This position has responsibility for:

• Develop and simulate self-checking, functional design verification, and validation test benches
• Development of FPGA systems using logic design and RTL coding.
• Lab Debug of FPGA prototypes using logic analyzers, oscilloscopes and signal generators.
• Modify C code controlling automated test equipment

Minimum Qualifications (Experience and Skills)

• Ability to develop RTL and run Verilog simulations
• Familiarity with FPGA development tools and lab debug of FPGA design projects
• Familiarity with sequential and combinational logic, finite state machines, data path components such as adders, comparators, subtractors, multipliers, shifters, counters, timers
• Familiarity with timing, metastability, setup/hold constraints
• Familiarity with memory components, storage elements
• Familiarity with software techniques, particularly programming in Python
• Familiarity with digital logic design and synthesis
• Understanding of CMOS silicon circuits
• Familiarity with operating lab equipment, including DIO, SMUs, and oscilloscopes

Preferred Qualifications

• Experience with serial interface protocols such as SPI or I2C
• Experience with Cadence CAD tools, Simvision/Xcelium simulator, Genus synthesis, Innovus Auto Place, and Route
• Understanding of test vectors and digital test concepts
• Experience in ASIC front-end implementation tool flows and silicon bring-up

Education Requirements

• Fulltime enrollment in an accredited Bachelor’s degree program in Electrical Engineering or Computer Engineering (must be completing 3+ year) or MSEE candidate

This job operates in a professional office environment. This role routinely uses standard office equipment.

Physical Demands

The physical demands described here are representative of those that must be met by an employee to successfully perform the essential functions of this job. While performing the duties of this job, the employee is regularly required to talk or hear. The employee frequently is required to stand; walk; use hands to finger, handle or feel; and reach with hands and arms. Specific vision abilities required by this job include close vision, distance vision, color vision, peripheral vision, depth perception and ability to adjust focus. This position requires the ability to occasionally lift office products and supplies, up to 20 pounds.

USD 32.20 - 58.32 per hour

pSemi Corporation supports a diverse workforce and is committed to a policy of equal employment opportunity for applicants and employees. pSemi does not discriminate on the basis of age, race, color, religion (including religious dress and grooming practices), sex/gender (including pregnancy, childbirth, or related medical conditions or breastfeeding), gender identity, gender expression, genetic information, national origin (including language use restrictions or possession of a driver’s license issued under Vehicle Code section 12801.9), ancestry, physical or mental disability, legally-protected medical condition, military or veteran status (including “protected veterans” under applicable affirmative action laws), marital status, sexual orientation, or any other basis protected by local, state or federal laws applicable to the Company. pSemi also prohibits discrimination based on the perception that an employee or applicant has any of those characteristics, or is associated with a person who has or is perceived as having any of those characteristics.

Note: The Peregrine Semiconductor name, Peregrine Semiconductor logoand UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP andDuNE are trademarks of pSemi Corporation in the U.S. and other countries. All other trademarks are the property of their respective companies. pSemi products are protected under one or more of the following U.S. Patents: http://patents.psemi.com