FPGA and ASIC Electrical Design Engineer

Averro; United States; Remote; USD 154,000 - 165,000; Full time

Benefits offered by this job

Medical Insurance

Dental Insurance

Vision Insurance

401k

Sick leave

Employee assistance program

PTO

Job summary

Averro is seeking an FPGA/ASIC Electrical Design Engineer for a remote, 6-month contract with potential contract-hire. You will work on space-grade hardware, designing digital ASICs and FPGAs, and leading verification efforts.

The role requires hands-on HDL design, testbench development, and collaboration with cross-functional teams to ensure timing closures and robust validation. Remote work and competitive benefits are offered.

Qualifications

• 7+ years of ASIC and FPGA design experience.
• Proficiency in HDL (VHDL/Verilog/SystemVerilog) and Linux.

Responsibilities

• Design and develop digital ASICs, FPGAs, and mixed-signal ASICs using HDL (VHDL, Verilog, SystemVerilog).
• Develop and execute verification methodologies, test benches, test plans, and coverage models for comprehensive validation.
• Perform timing, noise, and signoff analysis; support lab integration, troubleshooting, and system validation.
• Collaborate with cross-functional teams and resolve design challenges related to timing, congestion, and implementation.

Skills

HDL fluency

FPGA design

Digital/mixed-signal design

Verification testbenches

Timing analysis

Education

Bachelor's degree in Electrical/Computer Engineering

MS/PhD in Electrical/Computer Engineering

Tools

VHDL

Verilog

SystemVerilog

Linux

EDA tools

Job description

Job Title: FPGA/ASIC Electrical Design Engineer

Location: Remote

Pay Rate: $112 - 120/hr. W2

Employment Type: 6 month contract; Contract-Hire

Benefits: Medical, Dental, and Vision insurance, 401k, sick leave, and employee assistance program. Depending on your package selection, Averro offers PTO, paid holidays, and legal insurance.

ROLE & RESPONSIBILITIES

We are seeking an FPGA & ASIC Electrical Design Engineer for a space exploration company which would be a great opportunity for someone with experience in digital and mixed-signal ASIC/FPGA design and verification looking to further their career in hardware engineering.

Must have both ASOC and FPGA design with HDL fluency and hands-on verification and testbench experience.

• Design and develop digital ASICs, FPGAs, and mixed-signal ASICs using HDL (VHDL, Verilog, SystemVerilog)
• Develop and execute verification methodologies, test benches, test plans, and coverage models for comprehensive validation
• Perform timing, noise, and signoff analysis; support lab integration, troubleshooting, and system validation
• Collaborate with cross-functional teams and resolve design challenges related to timing, congestion, and implementation

ESSENTIAL QUALIFICATIONS

• 7+ years of ASIC design and implementation experience with proven expertise in FPGA and digital/mixed-signal design
• Bachelor's degree in Electrical Engineering, Computer Engineering, or related discipline
• Proficiency in HDL (VHDL, Verilog, SystemVerilog) and Linux development environments
• Strong experience with design verification, test bench development, and familiarity with industry-standard EDA tools

BONUS QUALIFICATIONS

• Advanced degree (MS/PhD) in Electrical Engineering or Computer Engineering
• Full ASIC/FPGA lifecycle expertise including Software-Defined Radio, ADC/DAC, and DSP architectures
• Experience with physical design flows, RTL2GDSII signoff, and DFT/Scan/MBIST methodologies

WHY AVERRO?

Averro is a veteran-owned staffing and solutions firm connecting top talent with cutting-edge companies. With 20+ years of experience and industry-specialized recruiters in your corner, we're here to propel your career forward.

Averro is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

View our privacy policy here: https://www.averro.com/legal/privacy-policy