Electromechanical Packaging Engineer

Red Cell Partners

Torrance (CA)

Hybrid

USD 150,000 - 200,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

100% employer paid health care
Paid maternity and paternity leave
Unlimited PTO

Job summary

Red Cell Partners in Torrance, CA, is seeking an experienced engineer specializing in microelectronics packaging. You will support chip scale packaging design and work closely with engineers in a collaborative environment.

The ideal candidate has a minimum of 5 years of experience and a BS in Mechanical or Electrical engineering, plus proficiency in CAD software. The role offers a competitive salary, comprehensive health care, unlimited PTO, and opportunities for professional development.

Qualifications

  • 5+ years experience with microelectronics packaging, and/or PCB design.
  • Knowledge of foundry processes and chip scale assembly processes.
  • Understanding how electrical design requirements impact substrate layout.

Responsibilities

  • Support chip scale packaging design for voltage regulator product line.
  • Collaborate with layout, ASIC design, and manufacturing engineers.
  • Create mechanical drawings for substrate fabrication.

Skills

Microelectronics packaging
PCB design
3D mechanical CAD software (Creo, NX, Catia, etc.)
Electrical schematics

Education

BS in Mechanical or Electrical engineering
MS or higher-level degree

Tools

Altium
Cadence
Mentor

Job description

Red Cell Partners is an incubation firm building and investing in rapidly scalable technology‑led companies that are bringing revolutionary advancements to market in three distinct practice areas: healthcare, cyber, and national security. United by a shared sense of duty and deep belief in the power of innovation, Red Cell is developing powerful tools and solutions to address our Nation’s most pressing problems.

About The Team

We are open-minded, fast paced, problem solvers that value open dialogue and candor. Our passion is to challenge the status‑quo and we embrace transformational thinking. Our response is never “no, but….” instead “yes, if….”. We are mindful of our personal and organizational blinders and try to build an environment where our team members are At Their Best.

What You Will Do
  • Support chip scale packaging designand HDI organicsubstrate layout for integrated voltage regulator product line.
  • Collaborate with substrate layout, ASIC design, and manufacturing engineers.
  • Create mechanical drawings for substrate fabrication and packaged part assembly. Work with vendors for components, assembly, and test.
What You Bring
  • Minimum BS in Mechanical or Electrical engineering, MS or higher-level degree preferred.
  • 5+ years’ experiencewith microelectronics packaging, and/or PCB design
  • Knowledge of foundry processes and chip scale assembly processes
  • Understanding of how electrical design requirements impact substrate layout and interconnect selection
  • Proficient with 3D mechanical CAD software (Creo, NX, Catia, etc.), generating mechanical drawings, and GD&T
  • Ability to read and create electrical schematics
  • Familiarity with tape out processes for wafers and substrate
  • Basic understanding of Form, Fit, Function elements in design for manufacturability (DFM).
  • willingness to learn new concepts and techniques and concepts
  • Familiarity with PCB design tools (Altium, Cadence, Mentor, etc.) is a plus
  • Basic understanding of component level thermal analysis is a plus
  • Willingness to be in the office in Torrance, CA a minimum of 3 days per week
What We Offer
  • Career track opportunity with potential for rapid advancement with strong performance as the firm grows
  • 100% employer paid, comprehensive health care including medical, dental, and vision for you and your family.
  • Paid maternity and paternity for 14 weeks at employees' normal pay.
  • Unlimited PTO, with management approval.
  • Opportunities for professional development and continued learning.
  • Optional 401K, FSA, and equity incentives available.

Salary Range: $150,000 – $200,000. This represents the typical salary range for this position based on experience, skills, and other factors.

We’re an Equal Opportunity Employer: You’ll receive consideration for employment without regard to race, sex, color, religion, sexual orientation, gender identity, national origin, protected veteran status, or on the basis of disability.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Electromechanical Packaging Engineer
Electromechanical Packaging Engineer

Claros • Torrance (CA)

Hybrid
USD 150,000 - 200,000
100% employer paid health care
Paid maternity/paternity leave
Unlimited PTO
+1
Electromechanical Packaging Engineer – Microelectronics CAD Lead
Electromechanical Packaging Engineer – Microelectronics CAD Lead

Red Cell Partners • Torrance (CA)

Hybrid
USD 150,000 - 200,000
100% employer paid health care
Paid maternity and paternity leave
Unlimited PTO
IC Packaging Engineer
IC Packaging Engineer

Vivid Technology • San Jose (CA)

Hybrid
USD 120,000 - 150,000
401(k)
Vision insurance
Medical insurance
+3
Package Integration Engineer
Package Integration Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 184,700 - 324,800
Staff Engineer, Semi Packaging Engineering
Staff Engineer, Semi Packaging Engineering

Analog Devices • Wilmington (MA)

On-site
USD 113,000 - 164,000
Medical, vision, and dental coverage
401k
Paid vacation
+1
Senior Engineer, Semiconductor Packaging
Senior Engineer, Semiconductor Packaging

Analog Devices • Wilmington (MA)

On-site
USD 95,000 - 132,000
Medical coverage
401k
Paid vacation and holidays
Mechanical Design Engineer - Semiconductor Packaging
Mechanical Design Engineer - Semiconductor Packaging

Intel • Phoenix (AZ)

On-site
USD 106,000 - 149,000
Stock bonuses
Health benefits
Vacation plan
IC Packaging Design & Layout Engineer
IC Packaging Design & Layout Engineer

Draper • Boston (MA)

On-site
USD 82,000 - 220,000
Package Engineer
Package Engineer

Delos Data Inc • Palo Alto (CA)

On-site
USD 180,000 - 240,000
Meaningful equity
401k benefits
IC Packaging Design & Layout Engineer
IC Packaging Design & Layout Engineer

Draper Labs • Cambridge (MA)

On-site
USD 82,000 - 220,000