DRAM Build & Test Engineering Intern

Micron Technology, Inc

Boise, Northern (ID, KY)

Hybrid

USD 25,000 - 39,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Medical/Dental/Vision plans
Paid family leave
Paid time off
Paid holidays

Job summary

Micron Technology, Inc. seeks a motivated Engineering Intern to join the DRAM Build Enablement and Test Structure Engineering team.

You will contribute to the development, layout, verification, and analysis of semiconductor test structures used to characterize advanced DRAM technologies. This role offers hands-on experience with industry-leading EDA tools, physical build methodologies, and silicon evaluation techniques.

Qualifications

  • Pursuing a Bachelor's or higher in Electrical/Computer/Semiconductor Engineering, Physics, or related field, with graduation after Sept 2027.
  • Solid understanding of semiconductor devices and circuit fundamentals.
  • Experience with Python, Tcl, or Perl scripting.
  • Strong analytical, problem-solving, and communication skills.

Responsibilities

  • Develop and arrange semiconductor test structures (TEGs) for advanced DRAM technology nodes.
  • Support DRC, LVS, and predefined validation in physical verification.
  • Engage in device, process, and test-structure simulations to evaluate build assumptions and correlate with data.
  • Develop/test structures for device characterization and technology qualification; apply EDA tools for layout data management.
  • Perform data analysis on electrical characterization results and generate technical reports.
  • Write automation scripts (Python/Tcl/related) to improve engineering efficiency.
  • Explore AI-augmented workflows to support automation, documentation, data analysis, and productivity.
  • Collaborate with multiple teams to support project objectives and document methodologies.

Skills

Strong analytical
Problem solving
Written communication skills
Verbal communication skills
Python scripting
Tcl scripting
Perl scripting

Education

Bachelor's or higher in EE or related

Tools

Cadence Virtuoso
Calibre

Job description

Micron Technology, Inc. seeks a motivated Engineering Intern to join the DRAM Build Enablement and Test Structure Engineering team.

You will contribute to the development, layout, verification, and analysis of semiconductor test structures used to characterize advanced DRAM technologies. This role offers hands-on experience with industry-leading EDA tools, physical build methodologies, and silicon evaluation techniques.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DRAM Test Structure & Layout Engineering Intern
DRAM Test Structure & Layout Engineering Intern

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental, and vision plans
Paid time off
Equal opportunity employer
DRAM Build & Test Intern — AI‑Driven Analysis
DRAM Build & Test Intern — AI‑Driven Analysis

Micron Technology • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental and vision plans
Paid time off
Paid holidays
DRAM Test Structure Design Intern: Build & Verify
DRAM Test Structure Design Intern: Build & Verify

Micron Technology, Inc • Boise (ID)

On-site
USD 28,000 - 41,000
DRAM Test Structure Intern: Layout & Verification
DRAM Test Structure Intern: Layout & Verification

Micron • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental, vision plans
Paid time off
Paid holidays
Intern - DRAM Test Structure Design and Layout Engineering
Intern - DRAM Test Structure Design and Layout Engineering

Micron Technology, Inc • Boise (ID)

On-site
USD 28,000 - 41,000
Intern - DRAM Test Structure Design and Layout Engineering
Intern - DRAM Test Structure Design and Layout Engineering

Micron • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental, vision plans
Paid time off
Paid holidays
Intern - DRAM Test Structure Design and Layout Engineering
Intern - DRAM Test Structure Design and Layout Engineering

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental, and vision plans
Paid time off
Equal opportunity employer
DRAM Process Integration Intern - AI-Driven R&D
DRAM Process Integration Intern - AI-Driven R&D

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental, and vision plans
Paid time off and holidays
Paid family leave
Intern - DRAM Test Structure Design and Layout Engineering Boise, Idaho, United States of America Posted a day ago
Intern - DRAM Test Structure Design and Layout Engineering Boise, Idaho, United States of America Posted a day ago

Micron Technology, Inc • Boise (ID), Northern (KY)

Hybrid
USD 25,000 - 39,000
Medical/Dental/Vision plans
Paid family leave
Paid time off
+1
Intern - DRAM Test Structure Design and Layout Engineering
Intern - DRAM Test Structure Design and Layout Engineering

Micron Technology • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental and vision plans
Paid time off
Paid holidays