Digital Design RTL Engineer

Broadcom

San Jose (CA)

On-site

USD 122,000 - 195,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Broadcom is seeking a senior SystemVerilog RTL engineer in San Jose, CA to drive designs from specification through timing closure and physical hand-off. You will work with Architecture, Verification, and Physical Design to mitigate risks and ensure milestones are met, applying advanced RTL techniques for 5nm and below processes.

The role requires a strong background in SystemVerilog, PPA optimization, CDC/RDC analysis, and low-power design.

Qualifications

  • BSEE required; MSEE/PhD preferred.
  • 8+ years of industry experience focused on SoC integration, LPDDR5/6, DDR4/5 and/or high-speed SerDes or HBM protocols is highly preferred.

Responsibilities

  • Operate with autonomy from initial specification to timing closure and physical design hand-off.
  • Collaborate cross-functionally with Architecture, Verification, and Physical Design teams to mitigate risks and ensure milestones.
  • High proficiency in SystemVerilog.
  • Deliver high-quality SystemVerilog RTL in advanced process nodes (5nm and below) with PPA optimization, CDC analysis, and low-power design techniques.

Skills

SystemVerilog
RTL design
PPA optimization
CDC analysis
RDC
low-power design

Education

BSEE
MSEE
PhD preferred

Job description

USA-Colorado-Fort Collins-4380 Ziegler Road

USA-CA San Jose Innovation Drive

Full time

R026576

Job Description:

The ideal candidate has a proven track record of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below) and possesses a deep understanding of RTL Design, PPA optimization, clock domain crossing (CDC) analysis and Reset Domain crossing (RDC). Beyond technical execution, you will collaborate cross-functionally with Architecture, Verification, and Physical Design teams to mitigate risks and ensure project milestones are met on schedule.

Responsibilities include:
  • Operate with a high degree of autonomy, taking designs from initial specification through to timing closure and physical design hand-off

  • Collaborate cross-functionally with Architecture, Verification, and Physical Design teams to mitigate risks and ensure project milestones are met on schedule

  • High proficiency in SystemVerilog

  • Proven track record of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below) and possesses a deep understanding of PPA optimization, clock domain crossing (CDC) analysis, and low-power design techniques.

Experience:
  • BSEE required, MSEE/PHD preferred

  • 8+ years of industry experience with a focus on SoC integration, LPDDR5/6, DDR4/5 and/or high-speed SerDes, or HBM protocols is highly preferred.

Compensation and Benefits

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.

Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom) .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital Design RTL Engineer
Digital Design RTL Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 101,000 - 162,000
Medical plans
Dental plan
Vision plan
+5
RTL IC Design Engineer
RTL IC Design Engineer

Broadcom • San Jose (CA)

On-site
USD 140,000 - 190,000
Discretionary bonus
Equity awards and ESPP
RTL IC Design Engineer
RTL IC Design Engineer

Broadcom • Colorado Springs (CO)

On-site
USD 120,000 - 180,000
Discretionary annual bonus
Equity grants and annual equity awards
Medical, dental and vision plans
+2
Silicon Design and Validation Engineer
Silicon Design and Validation Engineer

Broadcom • San Jose (CA)

On-site
USD 120,000 - 192,000
RTL integration Engineer
RTL integration Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,800 - 230,000
Discretionary bonus
Equity grant
Annual equity awards
+5
Design Engineer - Flow Development
Design Engineer - Flow Development

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Discretionary bonus
Equity grant
401K match
+1
ASIC Design Engineer
ASIC Design Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary bonus
Equity grants
Comprehensive benefits
RTL IC Design Engineer
RTL IC Design Engineer

Broadcom Inc. • Colorado Springs (CO)

On-site
USD 120,000 - 170,000
ASIC DFT Engineer
ASIC DFT Engineer

Broadcom • San Jose (CA)

On-site
USD 129,000 - 207,000
Discretionary annual bonus
Equity grant
401K with company match
+1
High Speed Analog I/O designer
High Speed Analog I/O designer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Equity grant
Annual equity awards
Discretionary bonus
+3