RTL integration Engineer

Broadcom Inc.

San Jose (CA)

On-site

USD 143,800 - 230,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Discretionary bonus
Equity grant
Annual equity awards
Medical benefits
401K with matching
ESPP
EAP
Paid holidays

Job summary

Broadcom Inc. in California seeks a senior RTL/SoC verification engineer to perform IP integration, test and debug at the SoC level, and create RTL designs with linting. The role includes CDC/RDC analysis for RTL and gate-level designs, plus synthesis, palladium modeling and STA support.

Candidates should have expertise in UVM and SystemVerilog, GLS, zero-delay and SDF simulations, and strong debugging and communication skills. A Bachelor's degree with 12+ years experience is required.

Qualifications

  • Extensive knowledge of implementation, synthesis, and timing issues.
  • Strong understanding of UVM and SystemVerilog.
  • Deep familiarity with zero-delay and SDF simulations; ability to debug failures effectively.
  • Proven experience in gate-level simulation (GLS).
  • Familiarity with CDC analysis for RTL and gate-level designs.
  • Experience with simulation tools such as NCSim and VCS.
  • Ability to work independently and with a global team; quick learner and adaptable.
  • Excellent communication skills.

Responsibilities

  • Perform IP integration and IP test/debug mode verification at the SoC level.
  • Create RTL designs and perform linting.
  • Execute CDC and RDC analysis for RTL and gate-level designs.
  • Handle synthesis, palladium modeling, and STA support.
  • Apply strong debugging skills to diagnose and resolve issues.

Skills

UVM & SystemVerilog
Gate-level simulations
CDC analysis
SDF/Zero-delay
NCSim / VCS
Debugging
Communication

Education

Bachelor's + 12+ years

Tools

RTL tooling
Synthesis

Job description

Job Description

The candidate will be required to perform IP integration and IP test/debug mode verification at the SoC level. This role involves creating RTL designs, performing linting, and executing CDC and RDC analysis for both RTL and gates. Additionally, the candidate will handle synthesis, palladium modeling, and STA support. Strong debugging skills are highly required.

Requirements
  • Extensive knowledge of implementation, synthesis, and timing issues.
  • Strong understanding of UVM and SystemVerilog is required.
  • Deep familiarity with zero-delay and SDF simulations, including the ability to debug failures effectively.
  • Proven experience in gate-level simulation (GLS).
  • Familiarity with Clock Domain Crossing (CDC) analysis for both RTL and gate-level designs.
  • Highly desirable experience with simulation tools such as NCSim and VCS.
  • Ability to work independently with minimal supervision.
  • Experience working within a global team and a dynamic environment.
  • Strong ability to quickly learn and adapt to new tools and methodologies.
  • Excellent communication skills are a must.
Education and Experience
  • Bachelors and 12+ years of related experience;
Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package:

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave and vacation time

The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Equal Opportunity

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL Design Engineer
RTL Design Engineer

Broadcom • Chandler (AZ)

On-site
USD 127,100 - 203,400
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program
+1
Digital Signal Processing and System Validation Engineer
Digital Signal Processing and System Validation Engineer

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 180,000 - 260,000
Silicon Design and Validation Engineer
Silicon Design and Validation Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 120,000 - 192,000
Medical, dental, and vision plans
401(k) with company matching
Paid holidays and sick leave
+1
Senior Signal Integrity Engineer
Senior Signal Integrity Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants and annual equity awards
Comprehensive benefits package
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Broadcom Inc. • Austin (TX)

On-site
USD 121,900 - 195,000
Medical, dental and vision plans
401(k) participation including company
Employee Stock Purchase Program (ESPP)
+3
Digital Design RTL Engineer
Digital Design RTL Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 121,000 - 195,000
Medical coverage
Dental coverage
Vision coverage
+2
Senior Digital VLSI Design Engineer
Senior Digital VLSI Design Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 121,900 - 195,000
Annual bonus
Equity grant
Medical insurance
+7
ASIC Verification Engineer
ASIC Verification Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 101,000 - 162,000
Medical plans
Dental plans
Vision plans
+6
R&D IC Designer
R&D IC Designer

Broadcom Inc. • Irvine (CA)

On-site
USD 91,000 - 146,000
Medical
Dental and vision plans
401(K) participation including company
+5
Senior Digital VLSI Design Engineer
Senior Digital VLSI Design Engineer

Broadcom • San Jose (CA)

On-site
USD 121,900 - 195,000
Discretionary annual bonus
Equity grant
401(k) with company match
+1