Digital Design Engineer, SoC Chassis

Meta

Redmond (WA)

On-site

USD 146,000 - 209,000

Full time

4 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Meta is seeking design engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning and network acceleration.

You will collaborate with researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.

Qualifications

  • Bachelor's degrees or equivalent practical experience in CS/CE or related field.
  • Experience with digital design µArchitecture, RTL coding, and micro-architecture development.
  • Experience communicating design decisions to cross-functional teams.

Responsibilities

  • Develop micro-architecture and RTL for complex IPs.
  • Drive IP/sub-system micro-architecture and RTL design with DV/PD leads.
  • Collaborate with Verification, Physical Design and Design for Test teams.

Skills

ASIC architecture
Performance analysis
Algorithm mapping
IP integration
RTL design
DV collaboration

Education

Bachelor's degree in Computer Science/Computer Engineering
Bachelor's degree in Computer Science/Computer Engineering, a relevant technical field, or equivalent practical experience

Job description

Summary:

Meta is seeking design engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning and network acceleration. You will collaborate with researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.


Required Skills:


  1. Contribute to ASIC digital µArchitecture and design


  2. Assist in the performance/power analysis of the design and help meet power and performance targets


  3. Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration


  4. Collaborate with adjacent teams such as Verification, Physical Design, and Design for Test


  5. Develop micro-architecture, RTL coding, and design verification for complex IPs


  6. Drive the IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads



Minimum Qualifications:


  1. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience


  2. Bachelor's degree in Computer Science, Computer Engineering, a relevant technical field, or equivalent practical experience


  3. 6+ years of experience as a hardware design engineer for production silicon shipped in volume


  4. Experience in digital design µArchitecture, RTL coding, and micro-architecture development


  5. Experience communicating technical design decisions and trade-offs to cross-functional partners such as verification, physical design, and architecture teams



Preferred Qualifications:


  1. Experience with one or more infrastructure IP areas, such as clock generation, distribution, and power management


  2. Exposure to subsystem-level implementation or integration, in any part of the flow from specification through RTL signoff


  3. Interest in growing into an infrastructure IP and subsystem implementation role


  4. Experience with microcontroller clusters


  5. Demonstrated ability to integrate AI tools to optimize/redesign workflows and drive measurable impact (e.g., efficiency gains, quality improvements)


  6. Experience adhering to and implementing responsible, ethical AI practices (e.g., risk assessment, bias mitigation, quality and accuracy reviews)


  7. Demonstrated ongoing AI skill development (e.g., prompt/context engineering, agent orchestration) and staying current with emerging AI technologies



Public Compensation:

$146,000/year to $209,000/year + bonus + equity + benefits


Industry:

Internet


Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmitive Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.


Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital Design Engineer, SoC Chassis
Digital Design Engineer, SoC Chassis

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
Digital Design Engineer, SoC Chassis
Digital Design Engineer, SoC Chassis

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
GFX/Display IP Digital Design Engineer
GFX/Display IP Digital Design Engineer

Meta • Redmond (WA)

On-site
USD 146,000 - 209,000
Digital Design Engineer, Interconnect
Digital Design Engineer, Interconnect

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
Digital Design Engineer, Interconnect
Digital Design Engineer, Interconnect

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
Digital Design Engineer, Interconnect
Digital Design Engineer, Interconnect

Meta • Redmond (WA)

On-site
USD 178,000 - 250,000
GFX/Display IP Digital Design Engineer
GFX/Display IP Digital Design Engineer

Meta • San Diego (CA)

On-site
USD 146,000 - 209,000
Equity
Benefits package
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
Hardware Engineer, AI Accelerator Module Design
Hardware Engineer, AI Accelerator Module Design

Meta • Santa Clara (CA)

On-site
USD 173,000 - 245,000
Hardware Engineer, AI Accelerator Module Design
Hardware Engineer, AI Accelerator Module Design

Meta • Fremont (CA)

On-site
USD 144,000 - 204,000