Digital Backend Design Intern — RTL & Cadence Flow

NXP Semiconductors

Chandler (AZ)

On-site

USD 25,000 - 36,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

NXP Semiconductors in Chandler, AZ is seeking a Physical Design Intern to join a highly experienced team. You will work closely with engineers to gain hands-on experience in digital backend design.

You will understand the flow from Synthesis to GDS2 using Cadence tools, run experiments to find area-optimal RTL solutions, and study Cadence manuals to suggest improvements. On-site presence in Chandler for at least three days per week is expected.

Qualifications

  • Pursuing a Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL, Digital backend flow.
  • Any prior experience with this flow is a strong plus
  • Willing to relocate to Phoenix Metro area (Arizona) for the full duration of internship, and minimum 3 days per week full-day presence in NXP's Chandler office
  • Excellent on problem-solving, teamwork, planning, organizing, attention to detail and communication skills

Responsibilities

  • Understand the existing flow, tools and scripts to do Digital backend flow from Synthesis to GDS2 using Cadence tools
  • Support with multiple parallel runs to experiment with different RTL implementations, and/or tools options to find the most area-optimal solution
  • Deeply study the Cadence tools' user-manuals and user-forum discussions, and suggest improvements to existing flows and scripts that could improve the quality and efficiency of the backend flow

Skills

Problem-solving
Teamwork
Planning
Organizing
Attention to detail
Communication
Cadence tools

Education

M.S. in Electrical Engineering (MSEE)

Tools

Cadence tools

Job description

NXP Semiconductors in Chandler, AZ is seeking a Physical Design Intern to join a highly experienced team. You will work closely with engineers to gain hands-on experience in digital backend design.

You will understand the flow from Synthesis to GDS2 using Cadence tools, run experiments to find area-optimal RTL solutions, and study Cadence manuals to suggest improvements. On-site presence in Chandler for at least three days per week is expected.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital Physical Design (P&R) Intern
Digital Physical Design (P&R) Intern

NXP Semiconductors • Chandler (AZ)

On-site
USD 25,000 - 36,000
Digital IP Design Intern – RTL-to-GDS
Digital IP Design Intern – RTL-to-GDS

Micron Technology, Inc • Boise (ID)

Hybrid
USD 27,000 - 40,000
Medical insurance
Dental plan
Vision plan
+2
R-10066168 Physical Design Methodology Lead
R-10066168 Physical Design Methodology Lead

NXP Semiconductors • Austin (TX)

On-site
USD 150,000 - 190,000
Digital Design Flow Architect
Digital Design Flow Architect

NXP Semiconductors • Austin (TX)

On-site
USD 180,000 - 250,000
Lead, Physical Design Methodology
Lead, Physical Design Methodology

NXP Semiconductors • Austin (TX)

On-site
USD 150,000 - 190,000
Senior DfT Engineer — RTL & Testability Architect
Senior DfT Engineer — RTL & Testability Architect

NXP Semiconductors • Chandler (AZ)

On-site
USD 110,000 - 150,000
Senior Physical Design Methodology & Flow Engineer
Senior Physical Design Methodology & Flow Engineer

SambaNova • San Jose (CA)

On-site
USD 180,000 - 255,000
Physical Design Intern - End-to-End Silicon (Onsite)
Physical Design Intern - End-to-End Silicon (Onsite)

Tenstorrent • Austin (CA)

On-site
USD 69,000 - 96,000
Senior DfT Engineer
Senior DfT Engineer

NXP Semiconductors • Chandler (AZ)

On-site
USD 110,000 - 150,000
Senior SoC Physical Design Engineer - RTL-to-GDSII
Senior SoC Physical Design Engineer - RTL-to-GDSII

Value Innovation Labs • Sunnyvale (CA)

On-site
USD 180,000 - 240,000