Digital Design Flow Architect

NXP Semiconductors

Austin (TX)

On-site

USD 180,000 - 250,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

NXP Semiconductors in Austin, TX seeks a Technical Director of Digital Design Methodology & Flow Architecture to define and deploy a repeatable end-to-end RTL-to-GDS design flow for advanced process technologies. The role blends EDA expertise, AI-enabled tooling, and hands-on flow development across multiple teams.

Ideal candidates have leadership experience, strong Scripting skills, and a track record of driving productivity gains and reliable PPA closures in complex digital designs.

Qualifications

  • B.S. in Electrical Engineering, Computer Engineering, CS, or related field required; MS/PhD preferred.
  • Director-level technical leadership in digital design, CAD/methodology, EDA implementation, or flow architecture.
  • Experience influencing senior stakeholders and leading cross-functional flow transformation.

Responsibilities

  • Architect a modular RTL-to-GDS flow for synthesis, placement, timing, verification, and GDS delivery.
  • Enable agentic execution and AI-assisted debugging for EDA workflows.
  • Establish repeatable flow practices with recipes, baselines, dashboards, and release management.
  • Deploy flows for new process technologies in partnership with design, CAD/methodology, foundry, and EDA vendors.
  • Improve productivity and PPA through automation and methodology tuning.

Skills

RTL-to-GDS
Digital design flow
Scripting & automation
Agentic AI workflows
Leadership & cross-functional

Education

Bachelor's degree in Electrical/Computer Engineering or related field
MS or Ph.D. preferred

Tools

Synopsys
Cadence
Siemens EDA
Tcl, Python, Perl

Job description

Role Overview

The Technical Director, Digital Design Methodology & Flow Architecture will define and deploy a repeatable, traceable, and customizable end-to-end digital design flow for advanced process technologies. The role combines RTL-to-GDS implementation expertise, static verification, PPA optimization, AI tool enablement, and hands-on agentic flow development.

Key Responsibilities
  • Architect a modular RTL-to-GDS flow supporting synthesis, place and route, timing/power closure, static verification, signoff, and GDS delivery.
  • Enable agentic execution, AI-assisted debugging, design-space exploration, and automated analysis loops for EDA workflows.
  • Establish repeatable and traceable flow practices, including standard recipes, configuration baselines, metrics, dashboards, audit trails, regression checks, and release management.
  • Deploy flows for new process technologies in partnership with design, CAD/methodology, foundry, and EDA vendor teams.
  • Improve productivity, turnaround time, quality-of-results, and PPA through automation, methodology tuning, and scalable reuse.
Education and Experience Level
  • Education: B.S. in Electrical Engineering, Computer Engineering, Computer Science, or related field required; M.S. or Ph.D. preferred.
  • Level: Director of Technology-level technical leader of digital design, CAD/methodology, EDA implementation, or flow architecture experience.
  • Scope: Proven ability to set technical direction, influence senior stakeholders, and lead cross-functional flow transformation across functional domains or technology nodes.
Required Experience and Skills
  • Deep hands-on experience in end-to-end digital implementation, RTL-to-GDS, static design and timing analysis, formal/static verification, signoff, ECO, and PPA closure.
  • Strong expertise in synthesis, floorplanning, place and route, clock-tree synthesis, power optimization, congestion analysis, and advanced-node implementation challenges.
  • Hands-on agentic AI workflow development experience, including task planning, tool invocation, result interpretation, retry logic, human-in-the-loop checkpoints, and autonomous execution patterns.
  • Practical MCP experience, including MCP clients/servers, tool and resource exposure, secure access, JSON-RPC-style communication, and integration with engineering systems.
  • Strong scripting and automation skills using Tcl, Python, Perl, shell, or equivalent flow automation technologies.
  • Experience with major EDA ecosystems such as Synopsys, Cadence, Siemens EDA, or equivalent internal platforms.
  • Ability to translate design challenges into repeatable methodology improvements, reusable automation, and measurable productivity gains.
  • Experience defining and executing deployment and migration strategies from current script-driven digital design flows to goal-driven agentic flows, including phased rollout, MCP/tool-adapter integration, validation against golden flows, human-in-the-loop checkpoints, observability, governance, rollback planning, and production adoption across RTL-to-GDS workflows.
Preferred Qualifications
  • Experience with AI-enabled EDA, agent orchestration, retrieval-augmented generation, multi-agent workflows, and workflow state management.
  • Experience developing MCP-enabled connectors or tool adapters for EDA tools, job schedulers, dashboards, repositories, databases, or compute environments.
  • Experience building production-quality flows with observability, auditability, permission control, evaluation harnesses, regression validation, documentation, and release management.
NXP Introduction:

NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets.

For more information, please visit our website https://www.nxp.com

The future starts here. Bright Minds. Bright Futures.

We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills.

We Are NXP! Visit our careers website for more job information.

Commitment At NXP.

We recognize we can be a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Technical Director, Digital Design Methodology & Flow Architecture
Technical Director, Digital Design Methodology & Flow Architecture

NXP Semiconductors • San Jose (CA)

On-site
USD 180,000 - 240,000
Digital Design Flow Architect
Digital Design Flow Architect

NXP Semiconductors • San Diego (CA)

On-site
USD 180,000 - 240,000
R-10066168 Physical Design Methodology Lead
R-10066168 Physical Design Methodology Lead

NXP Semiconductors • Austin (TX)

On-site
USD 150,000 - 190,000
Director, AI-Driven Digital Design Flow Architecture
Director, AI-Driven Digital Design Flow Architecture

NXP Semiconductors • Austin (TX)

On-site
USD 180,000 - 250,000
Director of SoC Implementation / Physical Design
Director of SoC Implementation / Physical Design

NXP Semiconductors • Austin (TX)

On-site
USD 180,000 - 260,000
AI-Driven Digital Design Flow Architect
AI-Driven Digital Design Flow Architect

NXP Semiconductors • San Diego (CA)

On-site
USD 180,000 - 240,000
Director of AI-Driven Digital Design Flows
Director of AI-Driven Digital Design Flows

NXP Semiconductors • San Jose (CA)

On-site
USD 180,000 - 240,000
Principal Physical Design Engineer / Physical Design – ACE US
Principal Physical Design Engineer / Physical Design – ACE US

NXP Semiconductors • Austin (TX)

On-site
USD 140,000 - 210,000
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |

Eliyan • San Francisco (CA)

On-site
USD 150,000 - 200,000
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |

Eliyan Corporation • San Francisco (CA)

On-site
USD 150,000 - 200,000