Design Verification Engineer-Systems Verilog/UVM

AMD

San Jose (CA)

Hybrid

USD 120,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

AMD benefits
Hybrid work model
Equal opportunity employer

Job summary

AMD in San Jose, CA is seeking a Front-End Verification Engineer to validate the functional correctness of next-generation AMD/Xilinx devices. You will work across a multi-site global team, driving verification from feature definition through silicon readiness.

The role emphasizes collaboration, strong analytical skills, and ownership of complex verification challenges, with hands-on work in SystemVerilog/UVM, RTL debugging, and test bench development.

Qualifications

  • Knowledge of Verilog, SystemVerilog and UVM is a must.
  • Strong understanding of modern verification techniques and coverage metrics.
  • Experience with gate-level verification and constrained-random testing is a plus.

Responsibilities

  • Collaborate with architects, hardware and firmware engineers to understand the new features to be verified
  • Take ownership of block level verification tasks
  • Define test plans, test benches, and tests using System Verilog and UVM
  • Debug RTL and gate simulations and work with HW/SW teams to verify fixes
  • Review functional and code coverage metrics to meet coverage requirements
  • Develop and improve existing verification flows and environments

Skills

SystemVerilog
UVM
Verilog
C/C++
Python
RTL debugging
Power/Reset verification
Assembly knowledge

Education

Bachelor's or Master's in Computer Engineering or Electrical Engineering

Tools

Verilog simulators
HDL verification tools
Simulation environments

Job description

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

THE ROLE:

As a member of the Front-End Verification team, you will play a critical role in validating the functional correctness of next-generation AMD/Xilinx programmable devices. Working across a multi-site, global engineering organization, you will drive high-quality verification execution from feature definition through silicon readiness.

THE PERSON:

You are passionate about digital design and advanced verification methodologies. You thrive in collaborative, cross-functional environments and communicate effectively across sites and time zones. With strong analytical and problem-solving skills, you take ownership of complex technical challenges and are motivated to continuously learn and improve.

KEY RESPONSIBILITIES:
  • Collaborate with architects, hardware and firmware engineers to understand the new features to be verified
  • Take ownership of block level verification tasks
  • Define test plans, test benches, and tests using System Verilog and UVM
  • Debug RTL and Gate simulations and work with HW and SW development teams to verify fixes
  • Review functional and code coverage metrics to meet the coverage requirements
  • Develop and improve existing verification flows and environments
PREFERRED EXPERIENCE:
  • Strong understanding of computer architecture and logic design
  • Knowledge of Verilog, system Verilog and UVM is a must
  • Strong understanding of state of the art verification techniques, including assertion and constraint-random metric-driven verification
  • Working knowledge of C/C++ and Assembly programming languages
  • Exposure to scripting (python preferred) for post-processing and automation
  • Experience with gate level simulation, power and reset verification
ACADEMIC CREDENTIALS:
  • Bachelors or Masters degree in computer engineering/Electrical Engineering or a related field

LOCATION: San Jose, CA

#LI-RL1

#LI-HYBRID

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Engineer-System Verilog/UVM
Design Verification Engineer-System Verilog/UVM

Advanced Micro Devices • San Jose (CA)

On-site
USD 95,000 - 120,000
Benefits offered as per AMD benefits at a glance.
Silicon Design Verification Engineer-FPGA/System Verilog
Silicon Design Verification Engineer-FPGA/System Verilog

Advanced Micro Devices, Inc. • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Competitive benefits
Hybrid work model
Silicon Design Verification Engineer
Silicon Design Verification Engineer

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 190,000
AMD benefits
Silicon Design Verification Engineer
Silicon Design Verification Engineer

AMD • United States

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Silicon Design Verification Engineer
Silicon Design Verification Engineer

Socket.dev • San Jose (CA)

On-site
USD 120,000 - 190,000
Silicon Design Engineer
Silicon Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 100,000 - 150,000
Silicon Design Verification Engineer-FPGA/System Verilog
Silicon Design Verification Engineer-FPGA/System Verilog

AMD • San Jose (CA)

On-site
USD 140,000 - 190,000
Silicon Design Verification Engineer
Silicon Design Verification Engineer

AMD • San Jose (CA)

On-site
USD 120,000 - 190,000
SoC Design Verification Engineer
SoC Design Verification Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 180,000
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Advanced Micro Devices • Austin (TX)

On-site
USD 100,000 - 130,000