Silicon Design Verification Engineer-FPGA/System Verilog

AMD

San Jose (CA)

On-site

USD 140,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Advanced Micro Devices (AMD) seeks an FPGA verification engineer to drive verification for AMD’s FPGA devices, ensuring functional correctness and high-quality silicon. You will plan, develop, and execute comprehensive verification strategies across complex digital subsystems, collaborating with cross‑functional engineering teams to deliver robust, bug‑free designs.

You are passionate about modern processor architectures, digital design, and verification methodologies, with strong analytical and

Qualifications

  • Bachelors or Masters in computer/electrical engineering or related field.
  • Experience with FPGA verification and silicon quality.
  • Strong debugging and analytical skills.

Responsibilities

  • Collaborate with architects, hardware engineers, and firmware engineers to understand features to verify.
  • Build test plan documentation considering interactions with hardware, firmware, and software drivers.
  • Estimate time to write new tests and adjust test environment.
  • Develop directed and random verification tests.
  • Debug test failures with RTL/firmware engineers to resolve defects.

Skills

SystemVerilog
Verilog
C
C++
Python
UVM
SystemC
TLM

Education

Bachelor's or Master's in Computer Engineering or Electrical Engineering

Tools

Simulation tools
Testbenches

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

THE ROLE

In this role, you will drive the verification of new and existing features for AMD’s FPGA devices, ensuring functional correctness and high-quality silicon. You will plan, develop, and execute comprehensive verification strategies across complex digital subsystems, working closely with cross‑functional engineering teams to deliver robust, bug‑free designs.

THE PERSON

You are passionate about modern processor architectures, digital design, and verification methodologies. You thrive in a collaborative engineering environment and enjoy solving complex technical challenges.

You bring strong analytical and debugging skills, communicate effectively across globally distributed teams, and are motivated to learn new technologies while taking ownership of difficult problems.

KEY RESPONSIBILITIES
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
PREFERRED EXPERIENCE
  • Strong experience debugging firmware and RTL using simulation tools
  • Experience developing and working with UVM-based verification environments
  • Proficiency in SystemVerilog, Verilog, C, and C++
  • Scripting experience with Python or similar automation languages
  • Developing UVM based verification frameworks and testbenches, processes and flows
  • Automating workflows in a distributed compute environment.
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Good understanding and hands‑on experience in the UVM concepts and SystemVerilog language
  • Good working knowledge of SystemC and TLM with some related experience.
ACADEMIC CREDENTIALS
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

LOCATION: San Jose, CA

This role is not eligible for visa sponsorship.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Silicon Design Verification Engineer-FPGA/System Verilog
Silicon Design Verification Engineer-FPGA/System Verilog

Advanced Micro Devices, Inc. • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Competitive benefits
Hybrid work model
Design Verification Engineer-System Verilog/UVM
Design Verification Engineer-System Verilog/UVM

Advanced Micro Devices • San Jose (CA)

On-site
USD 95,000 - 120,000
Benefits offered as per AMD benefits at a glance.
Silicon Design Engineer
Silicon Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 100,000 - 150,000
Design Verification Engineer-Systems Verilog/UVM
Design Verification Engineer-Systems Verilog/UVM

AMD • San Jose (CA)

Hybrid
USD 120,000 - 180,000
AMD benefits
Hybrid work model
Equal opportunity employer
SoC Design Verification Engineer
SoC Design Verification Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 180,000
Silicon Design Verification Engineer
Silicon Design Verification Engineer

Socket.dev • San Jose (CA)

On-site
USD 120,000 - 190,000
Silicon Design Verification Engineer
Silicon Design Verification Engineer

AMD • United States

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Silicon Design Verification Engineer
Silicon Design Verification Engineer

AMD • San Jose (CA)

On-site
USD 120,000 - 190,000
Verification Engineer
Verification Engineer

AMD • San Jose (CA)

On-site
USD 120,000 - 180,000
Silicon Design Verification Engineer
Silicon Design Verification Engineer

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 190,000
AMD benefits