Enable job alerts via email!

Design Verification Engineer, Senior Staff

d-Matrix

Santa Clara (CA)

Hybrid

USD 150,000 - 200,000

Full time

30+ days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Join a forward-thinking company at the forefront of generative AI and technology innovation. As a Design Verification Engineer, you'll have the unique opportunity to shape the future of AI while working alongside a talented team. This role offers a blend of creativity and technical expertise, allowing you to influence the development of groundbreaking in-memory computing architecture. With a focus on collaboration and continuous learning, you'll thrive in a dynamic environment that values your contributions. If you're passionate about AI and eager to tackle challenges, this is the perfect opportunity to make a significant impact in the industry.

Qualifications

  • 15+ years of industry experience in SoC verification cycle.
  • Hands-on ASIC-SoC design verification tests and debug experience.

Responsibilities

  • Work on a path-breaking architecture with a highly experienced team.
  • Build a culture of transparency and inclusiveness in the workplace.

Skills

Problem-solving skills
Fluency with SystemVerilog
Verification methodologies (UVM/OVM)
Passion for AI

Education

BS in Electrical Engineering
MS in Electrical Engineering

Tools

C/C++
SystemC

Job description

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution. Ready to come find your playground? Together, we can help shape the endless possibilities of AI.

Location:

Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week.

The role: Design Verification Engineer, Staff

What you will do:

We want to build a company and a culture that sustains the tests of time. We offer the candidate a very unique opportunity to express themselves and become a future leader in an industry that will have a huge influence globally. We are striving to build a culture of transparency, inclusiveness and intellectual honesty while ensuring all our team members are always learning and having fun on the journey. We have built the industry’s first highly programmable in-memory computing architecture that applies to a broad class of applications from cloud to edge. The candidate will get to work on a path breaking architecture with a highly experienced team that knows what it takes to build a successful business.

What you will bring:

Minimum:

  • BS in Electrical Engineering, Computer Science or related field with 15+ years of Industry experience or MS Electrical Engineering, Computer Science or related field preferred with 12+ years industry experience.
  • Experience in SoC verification cycle from architecture to tape out to bring up.
  • Good knowledge of verification methodologies such as UVM/OVM etc.
  • Hands on ASIC-SoC Design verification tests and debug experience.
  • Fluency with SystemVerilog randomization constraints, coverage, and assertions methodology.
  • Good problem-solving skills, and the passion to take on challenges (particularly in AI domain).
  • Good experience with SystemVerilog, and verification methodology (UVM/OVM/VMM).
  • Passionate about AI and thriving in a fast-paced and dynamic startup culture.

Preferred:

  • Experience with C/C++, SystemC (a big plus!)
  • Successfully lead creation/implementation of multiple SoC verification environments and tape out efforts.

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Senior Staff Engineer, Design Verification

Samsung Semiconductor

San Jose

On-site

USD 180,000 - 290,000

11 days ago

System IP Design Verification Engineer

Canvendor

San Jose

On-site

USD 129,000 - 241,000

12 days ago

ASIC Engineer, Senior Staff, Physical Design Verification

Juniper Networks, Inc

Sunnyvale

On-site

USD 194,000 - 280,000

6 days ago
Be an early applicant

Senior Staff Verification Engineer

ZipRecruiter

San Jose

On-site

USD 120,000 - 180,000

13 days ago

Design Verification, Senior Staff Engineer

Marvell Semiconductor, Inc.

California

On-site

USD 121,000 - 183,000

7 days ago
Be an early applicant

Analog Modeling/Verification Senior Staff Engineer

Marvell Semiconductor, Inc.

California

On-site

USD 109,000 - 165,000

7 days ago
Be an early applicant

ASIC Design Verification Engineer (all levels)

SQL Pager LLC

San Francisco

Hybrid

USD 120,000 - 180,000

30+ days ago

Senior Staff Engineer, Design Verification

Conductor

San Jose

Hybrid

USD 180,000 - 290,000

30+ days ago

Senior Staff Verification Engineer

Axiado Corporation

San Jose

On-site

USD 120,000 - 180,000

30 days ago