Enable job alerts via email!

Design Verification Engineer

Apple

San Diego (CA)

On-site

USD 135,000 - 251,000

Full time

30+ days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Join a forward-thinking company as a Design Verification Engineer, where your creativity and technical skills will contribute to innovative hardware solutions. In this dynamic role, you’ll collaborate with cross-functional teams to develop comprehensive test plans, ensuring high-quality product verification. You will architect UVM-based test benches and drive improvements in verification methodologies. With a commitment to diversity and inclusion, this industry leader offers a supportive environment where your contributions will be valued and recognized. Embrace the opportunity to make a significant impact in a company that champions innovation and excellence.

Benefits

Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
Educational reimbursement
Employee stock purchase plan
Discretionary bonuses

Qualifications

  • 3+ years of relevant industry experience in design verification.
  • Strong knowledge of System Verilog and UVM methodologies.

Responsibilities

  • Construct detailed test plans and coverage driven verification plans.
  • Architect reusable test benches and improve verification flow.

Skills

System Verilog
UVM
C/C++
Python
Test Planning
Problem-Solving

Education

Bachelor of Science
Master of Science in Electrical Engineering/Computer Science

Tools

UVM-based Test Benches
System C

Job description

Design Verification Engineer

San Diego, California, United States Hardware

Summary

Posted: Oct 22, 2024

Role Number: 200574722

Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It’s the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you’ll do more than join something — you’ll add something.

Description

Once you understand the details of design components and any associated system reference models, you will construct detailed test plans for various components of the design including use cases, through collaborative work with cross-functional teams. You will create coverage driven verification plans from specifications, review with multi-functional teams and refine to achieve coverage targets. You will architect UVM-based, reusable test benches with components for stimulus, checkers, VIPs and reference models. Working closely with DV methodology architects, you will improve verification flow. In this role, you will also execute test plans from RTL simulation bring-up to sign-off, report and debug failures, maintain regressions and report the verification progress against test plans and coverage metrics.

Minimum Qualifications

  1. Bachelor of Science degree and 3+ years of relevant industry experience.
  2. Strong knowledge of System Verilog and UVM.
  3. Good understanding of System C, C/C++, Python/perl.
  4. Experience in developing and establishing DV Methodologies.
  5. Ability to develop System Verilog Testbench with UVM methodology from scratch.
  6. Experience with constraint random testing, SVA, Coverage driven verification.
  7. Good test planning and problem-solving skills.

Preferred Qualifications

  1. Master of Science degree in Electrical Engineering/Computer Science.
  2. Experience in C/C++ modeling for design verification.
  3. Knowledge of 4G/5G cellular physical layer operation (3GPP).
  4. Experience with verification of embedded processor cores.
  5. Hands-on verification experience of Bus Fabric, NOC, AHB, AXI, based bus architecture in UVM environment.

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $135,400 and $250,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Apple is an equal opportunity employer that is committed to inclusion and diversity.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Design Verification Engineer - Chiplets - Contractor

Tenstorrent Inc.

Remote

USD 80,000 - 150,000

3 days ago
Be an early applicant

Senior Design Verification Engineer (remote)

Chelsea Search Group, Inc.

San Diego

Remote

USD 90,000 - 150,000

17 days ago

GPU Design Verification Engineer

Apple

San Diego

On-site

USD 166,000 - 297,000

Yesterday
Be an early applicant

SoC Design Verification Engineer

Encore Semi Llc

San Diego

Hybrid

USD 90,000 - 150,000

6 days ago
Be an early applicant

Design Verification Engineer

LanceSoft, Inc.

San Jose

Remote

USD 200,000 - 250,000

30+ days ago

ASIC Design Verification Engineer, Project Kuiper

Amazon

San Diego

On-site

USD 129,000 - 213,000

-1 days ago
Be an early applicant

Design Verification Engineer

Qualcomm

San Diego

On-site

USD 140,000 - 210,000

15 days ago

PHY Design Verification Engineer

Apple

San Diego

On-site

USD 131,000 - 244,000

22 days ago

Design Verification Engineer

LanceSoft, Inc.

California

On-site

USD 150,000 - 200,000

9 days ago