Design Verification Architect / Director

Cadence Design Systems

San Jose (CA)

On-site

USD 186,000 - 345,000

Full time

4 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Paid vacation
401(k) with match
Employee stock purchase plan
Medical/dental/vision plans
And more

Job summary

Cadence Design Systems seeks a Director of Design Verification to lead the Processor Verification team, overseeing verification of microprocessor cores and peripherals in a high-impact setting. The role requires deep DV expertise and strong leadership to guide 7–10 engineers.

Location includes San Jose, CA and Austin, TX, with a competitive salary and incentives. The ideal candidate will have 17+ years of verification experience, a BS in EE/CE, and mastery of SystemVerilog/UVM, assembly

Qualifications

  • 17+ years of design verification experience.
  • BS in EE/Computer Engineering.
  • Proven experience leading/managing a team.
  • Strong managerial and interpersonal skills.
  • Excellent knowledge of computer architecture and design verification fundamentals.
  • Thorough understanding of SystemVerilog, UVM, and other languages to build testbenches.
  • Exposure to Perl or Unix shell scripting.
  • Experience with assembly language programming.
  • Experience with Gate Level Simulations and processor verification.

Responsibilities

  • Lead and run the Processor Verification team for microprocessor cores.
  • Craft verification plans and execute them to verify complex CPU designs.
  • Implement simulation or emulation testbenches and diagnostics.
  • Oversee coverage collection and closure.
  • Collaborate with DV/Arch/Design/FW teams to define coverage scope.
  • Track and report the work of 7-10 engineers.

Skills

Design verification
Leadership
Interpersonal skills
SystemVerilog/UVM
Scripting (Perl/Unix)
Assembly language
Gate level simulations

Education

BS in EE/Computer Engineering

Tools

SystemVerilog
UVM
Perl
Unix shell
Formal Verification

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Location: San Jose, CA and Austin, TX

Job Description

Responsibilities: As a Design Verification Team Director, lead and run the Processor Verification team, you will be responsible for the verification of microprocessor cores and their peripherals.

  • Relevant experience in-order/out-of-order CPU cores and memory subsystem strongly preferred
  • Crafting verification plans and executing them to verify highly complex CPU designs.
  • You will implement simulation or emulation testbenches, assembly/C language diagnostics, assertion checkers or coverage monitors to meet target verification goals.
  • You will be responsible for coverage collection and closure
  • You will work closely with cross-functional teams (DV/Arch/Design/FW) to identify coverage scope
  • Tracking and reporting the work of 7-10 engineers
Required Skills and Experience
  • 17+ years of design verification experience
  • BS (or higher) in EE/Computer Engineering
  • Proven experience at leading/managing team.
  • Strong managerial, leadership and interpersonal skills
  • Excellent knowledge of computer architecture and design verification fundamentals
  • Thorough understanding of System Verilog, UVM, and other programming languages to build flexible and reusable complex testbenches
  • Exposure to scripting languages like Perl, Unix shell or similar languages
  • Experience with assembly language programming required
  • Experience with Formal Verification will be a plus
  • Experience with the development of fully automated flows
  • Experience with Gate Level Simulations
  • Excellent written and oral communication skills necessary
  • Knowledge of processor verification required

The annual salary range for California is $185,500 to $344,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our Benefits
  • paid vacation and paid holidays
  • 401(k) plan with employer match
  • employee stock purchase plan
  • a variety of medical, dental and vision plan options
  • and more

We’re doing work that matters. Help us solve what others can’t.

Equal Employment Opportunity Policy

Cadence is committed to equal employment opportunity throughout all levels of the organization.

Read the policy (opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer.

All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Principal Software Engineer, Physical Verification
Sr. Principal Software Engineer, Physical Verification

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Paid vacation & holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Lead Design Engineer
Lead Design Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 120,000 - 160,000
Principal Design Engineer
Principal Design Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 140,000 - 190,000
Sr Principal HW Design Engineer-Emulation Acceleration System Platform
Sr Principal HW Design Engineer-Emulation Acceleration System Platform

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+2
Application Engineer, RTL2GDS Sr Director
Application Engineer, RTL2GDS Sr Director

Cadence Design Systems • San Jose (CA)

Hybrid
USD 210,000 - 390,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
Lead Software Engineer - Low Power Verification
Lead Software Engineer - Low Power Verification

Cadence Design Systems • San Jose (CA)

On-site
USD 115,000 - 213,000
RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Health insurance
401(k) plan with employer match
Digital IC, Account Technology Executive (ATX)
Digital IC, Account Technology Executive (ATX)

Cadence Design Systems • San Diego (CA)

Hybrid
USD 192,000 - 288,000
Paid vacation
401(k) plan
Employee stock purchase plan
+3
Lead Product Engineer
Lead Product Engineer

Cadence Design Systems • San Jose (CA), Northern (KY)

Hybrid
USD 115,000 - 213,000
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence Design Systems • Northern (KY)

Hybrid
USD 126,000 - 234,000
Paid vacation
Paid holidays
401(k) matching
+1