Design Engineer - Timing Methodology

Broadcom Inc.

San Jose, Northern (CA, KY)

Hybrid

USD 144,000 - 230,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Paid holidays

Job summary

Broadcom Inc. in San Jose is seeking an energetic, self-driven Timing Sign-Off Engineer to join the Central Engineering group.

You will develop and deploy timing signoff methodologies for advanced nodes, and lead EDA flow development for Primetime, Tempus and Innovus across SOC and multi-die designs. The role requires 12+ years (BS) or 10+ years (MS/PhD) in EE/CS, with hands-on experience in timing signoff, silicon tech, statistical modeling, and scripting.

Qualifications

  • The minimum engineering experience required is typically a BS degree in EE/CS with 12+ years of industry experience, or an MS/PhD in EE/CS with 10+ years.
  • Strong hands-on experience in Timing Signoff methodology development and ownership.
  • Strong hands-on experience in SOC and 3D/2.5D IC timing signoff.
  • Strong hands-on experience with statistical data analysis and modeling.
  • Strong hands-on experience in silicon technologies, testability and yield.
  • Strong hands-on experience with industry standard STA tools such as Primetime and Tempus.
  • Strong hands-on experience developing scripts in TCL, Python, Perl, Unix shell and flow automation.
  • Experience with revision control, issue management/defect tracking, continuous integration, and continuous delivery/deployment tools.
  • Strong analytical skills and extremely detail oriented, organized and methodical.
  • Strong communication skills. Clear and concise.
  • Strong multitasking and context switching skills.

Responsibilities

  • Develop and deploy timing signoff methodologies for advanced technology nodes.
  • Design and implement SOC, 3D/2.5D IC & multi-die signoff solutions.
  • Participate & Lead in EDA flow development for Primetime, Tempus & Innovus.

Skills

Timing Signoff
SOC timing signoff
3D/2.5D IC timing
Statistical data analysis
Silicon technologies
Primetime
Tempus
Innovus
Scripting TCL/Python/Perl/Unix shell
Version control/CI/CD tooling
Strong communication
Multitasking / prioritization

Education

BS in EE/CS (with 12+ years) or MS/PhD in EE/CS (10+ years)

Tools

Primetime
Tempus
Innovus
Git / CI/CD tools

Job description

Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our group’s mission is to provide advanced timing sign-off methodologies to Broadcom’s chip teams with the goal of achieving best in class solutions with high yield and fully optimized margins. The candidate will participate and take ownership in Advanced Timing Sign-off methodology development and modeling for SOC and 3D/2.5D IC design. This includes complex studies and analysis of new concepts leading to design, development and improvement of existing and new solutions. The candidate should have experience in methodology development with deep knowledge of advanced silicon technologies, production testability and yield. The candidate should have Tapeout experience in high volume / high yield complex SOCs at advanced technology nodes. The candidate will be working closely with other experts across the company in a fast paced project oriented agile environment. The candidate must have the ability to prioritize well, communicate clearly, proactively deliver practical and quality solutions on-time, work well with external and internal partners, and possess advanced IC design engineering skills. The candidate will be expected to work across multiple facets of projects and juggle multiple responsibilities at the same time.

Responsibilities
  • Develop and deploy timing signoff methodologies for advanced technology nodes.
  • Design and implement SOC, 3D/2.5D IC & multi-die signoff solutions.
  • Participate & Lead in EDA flow development for Primetime, Tempus & Innovus.
Qualifications
  • The minimum engineering experience required is typically a BS degree in EE/CS with 12+ years of industry experience, or an MS degree or Ph.D. degree in EE/CS with 10+ years of industry experience.
  • Strong hands-on experience in Timing Signoff methodology development and ownership.
  • Strong hands-on experience in SOC and 3D/2.5D IC timing signoff.
  • Strong hands-on experience with statistical data analysis and modeling.
  • Strong hands-on experience in silicon technologies, testability and yield.
  • Strong hands-on experience with industry standard STA tools such as Primetime and Tempus.
  • Strong hands-on experience developing scripts in TCL, Python, Perl, Unix shell and flow automation.
  • Experience with revision control, issue management/defect tracking, continuous integration, and continuous delivery/deployment tools.
  • Strong analytical skills and extremely detail oriented, organized and methodical.
  • Strong communication skills. Clear and concise.
  • Strong multitasking and context switching skills.
  • Optimistic yet pragmatic attitude.
  • Demonstrable skills for quick ramp-up.
  • Ability to stay calm under extreme pressure.
  • Team player.
  • Able to work with minimum supervision, handle ambiguity and drive problem solving to resolution autonomously.
Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00. As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave and vacation time

The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401K with company matching
Employee Stock Purchase Program (ESPP)
+3
Design Engineer - Flow Development
Design Engineer - Flow Development

Broadcom Inc. • Wayne (CA)

On-site
USD 122,000 - 195,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3
Design Engineer - Flow Development
Design Engineer - Flow Development

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 122,000 - 195,000
Discretionary annual bonus
Equity grants
401(k) with company match
+3
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Digital Design RTL Engineer
Digital Design RTL Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 101,000 - 162,000
Medical plans
Dental plan
Vision plan
+5
Senior Custom ASIC Engineering Lead
Senior Custom ASIC Engineering Lead

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3
DFT Lead Engineer
DFT Lead Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+4
Design Engineer
Design Engineer

Broadcom Inc. • Fort Collins (CO), Northern (KY)

Hybrid
USD 120,000 - 170,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program
+3
Signal Integrity Engineer
Signal Integrity Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,800 - 230,000
Discretionary annual bonus
Equity grant/stock awards
Medical, dental, vision benefits
+2
R&D IC Design Engineer
R&D IC Design Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 160,000 - 210,000
Medical/dental/vision
401(k) with company match
ESPP
+3