DFT Lead Engineer

Broadcom Inc.

San Jose (CA)

On-site

USD 144,000 - 230,000

Full time

10 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave
Vacation time

Job summary

Broadcom's ASIC Product Division seeks a DFT Lead for our San Jose Development Center. You will drive DFT programs from specification to implementation and verification, covering scan, MBIST, TAP, LBIST, IO, and SerDes DFT, interfacing with Physical Design and STA teams for timing closure.

Proficiency in TCL/PERL/RUBY/PYTHON/C++ is advantageous. The role involves working with cross-functional teams, external customers, and Debug/Yield improvement efforts across 7nm and beyond.

Qualifications

  • Strong DFT background across IO/Analog DFT and ATPG concepts.
  • Experience with scan insertion and compression tools.
  • Proficient in Verilog coding, testbench creation, and simulation.
  • Knowledge of Memory BIST insertion and verification for embedded memories.
  • Experience with ATE validation and silicon bring-up is a plus.
  • Familiarity with IEEE1149.1/1149.6 and IJTAG/PDL standards.

Responsibilities

  • Define DFT specifications based on Broadcom and customer needs.
  • Implement DFT features including Scan, MBIST, TAP, and IO DFT.
  • Collaborate with STA and DI teams for design closure of test</br>timing.
  • Generate, verify, and debug test vectors prior to tape-out.
  • Validate vectors on ATE during silicon bring-up and diagnose failures.
  • Interact with customers and cross-functional teams globally.

Skills

DFT background
Scan insertion
Verilog
Testbench simulation
Memory BIST
ATE experience
SerDes/PCIe
IEEE 1149
DFT Architecture

Education

Bachelor's in Electrical/Electronic/Computer Engineering
Master's in Electrical/Electronic/Computer Engineering

Tools

TetraMax
Fastscan

Job description

Job Description

Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California, Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production. The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Products Division)’s designs – DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers. It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar.

Responsibilities
  • Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC
  • Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration
  • Working closely with STA and DI Engineers design closure for test
  • Generating, Verifying & Debugging Test vectors before tape release.
  • Validating & Debugging Test vectors on ATE during the silicon bring up phase
  • Assisting with silicon failure analysis, diagnostics & yield improvement efforts
  • Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
  • Working closely with I/P DFT engineers & other stakeholders
  • Debugging customer returned parts on the ATE
  • Innovating newer DFT solutions to solve testability problems in 7nm & beyond
  • Automating DFT & Test Vector Generation flows
Skills/Experience
  • Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
  • Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, etc.)
  • Well-versed in ATPG vector generation, simulation, and debugging. (TetraMax, Fastscan)
  • Experience in Verilog coding, testbench generation, & simulation Memory BIST insertion and verification experience on embedded (SRAM, CAM, eDRAM, ROM) Boundary scan Verification and test vector generation.
  • Should have good knowledge in IEEE1149.1 and IEEE1149.6
  • Basic knowledge Test-STA and constraints
  • Strong background on IEE1687, IJTAG, ICL and PDL
  • The ability to work in a multi-disciplined, cross-department environment
  • Solid knowledge in analog and digital circuit design, and device physics fundamentals
  • Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
  • Excellent problem solving, debug, root cause analysis and communication skills
  • Experience working on the ATE is a plus
  • Experience with Serdes, DDR, PCIE, ENET, CXL IOBIST verification and silicon debug is a plus
  • Experience working on Tessent SSN is highly desired
Education & Experience

Bachelors in Electrical/Electronic/Computer Engineering and 12+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 10+ years of relevant industry experience

Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave
  • vacation time

Broadcom is proud to be an equal opportunity employer.

We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.

We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DFT Lead Engineer
DFT Lead Engineer

Socket.dev • San Jose (CA)

On-site
USD 144,000 - 230,000
DFT Lead Engineer
DFT Lead Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
401(k) with company matching
+1
Senior Custom ASIC Engineering Lead
Senior Custom ASIC Engineering Lead

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3
Senior ATE Test Engineer for SoC/ASIC Characterization
Senior ATE Test Engineer for SoC/ASIC Characterization

Broadcom • San Jose (CA)

On-site
USD 120,000 - 192,000
401(K) with company matching
Employee Stock Purchase Plan
Paid sick leave and vacation time
Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+2
ATE Test Development Engineer
ATE Test Development Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Annual bonus
Equity grants
Annual equity awards
+7
Design Engineer - Flow Development
Design Engineer - Flow Development

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 122,000 - 195,000
Discretionary annual bonus
Equity grants
401(k) with company match
+3
Digital Signal Processing and System Validation Engineer
Digital Signal Processing and System Validation Engineer

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 180,000 - 260,000
Hardware Engineer
Hardware Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 108,000 - 173,000
Annual bonus
Equity grants
401(K) with company matching
+1
Digital Signal Processing and System Validation Engineer
Digital Signal Processing and System Validation Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 170,000 - 250,000
Medical, dental and vision plans
401(k) with company matching
Employee stock purchase program