Design Engineer

Broadcom Inc.

Fort Collins, Northern (CO, KY)

Hybrid

USD 120,000 - 170,000

Full time

12 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program
Employee Assistance Program
paid holidays
paid sick leave and vacation time

Job summary

Broadcom Inc. in Fort Collins, CO is seeking a Design Engineer focused on the physical implementation of high‑performance ASICs. Work across the RTL to GDSII flow, with exposure to 3 nm processes and sub‑micron design methodologies in a collaborative, fast-paced R&D setting.

You will use Cadence Innovus, Synopsys ICC2, and PrimeTime, partnering with multiple disciplines to deliver silicon solutions for AI, networking, and storage products.

Qualifications

  • Bachelor’s or Master’s degree in Electrical or Electronics Engineering.
  • Experience with ASIC physical design concepts and CMOS design fundamentals.
  • Strong analytical and debugging skills; quick learner of new tools and flows.

Responsibilities

  • Contribute to physical design implementation of large-scale ASICs (multi-hundred-million gate complexity).
  • Support floorplanning, placement, clock tree synthesis, routing, and timing closure.
  • Perform physical verification (DRC/LVS) and signoff collaboration.
  • Utilize EDA tools for design, implementation, and verification.
  • Assist in timing analysis, power planning, IR/EM checks, and post-route optimization.
  • Engage in RTL-to-GDSII flow and silicon bring-up activities.

Skills

VLSI design fundamentals
CMOS logic & digital circuits
ASIC physical design concepts
Analytical & debugging skills
UNIX/Linux environments
TCL scripting
Python or Perl

Education

Bachelor’s degree in Electrical or Electronics Engineering
Master’s degree in Electrical or Electronics Engineering

Tools

Cadence Innovus
Synopsys ICC2
PrimeTime
UNIX/Linux
TCL
Python
Perl

Job description

Job Description

Be part of the Custom Silicon Design Team within Broadcom’s ASIC Products Division in beautiful Fort Collins, Colorado. Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular, Networking, Computing, and Storage products. This position offers the opportunity to work on high-performance SoC designs operating at speeds exceeding 1 GHz, from concept through production.

Role Overview

This Design Engineering position focuses on the physical implementation of high-performance ASICs, providing hands‑on experience with the latest 3 nm and smaller process nodes. The role offers exposure to advanced design methodologies and close collaboration with senior engineers across multiple disciplines to deliver industry‑leading silicon solutions.

Key Responsibilities
  • Contribute to the physical design implementation of large-scale ASICs (multi‑hundred‑million gate complexity).
  • Support key design activities including floorplanning, placement, clock tree synthesis, routing, timing closure, and physical verification (DRC/LVS).
  • Collaborate with cross‑functional teams on block‑level integration, timing analysis, and design signoff.
  • Utilize both commercial and in‑house EDA tools for design, implementation, and verification.
  • Contribute to design flow improvements, automation, and deep sub‑micron methodology development.
  • Assist in timing analysis, power planning, IR/EM checks, and post‑route optimization.
  • Gain exposure to the complete ASIC design cycle — from RTL to GDSII and silicon bring‑up.
  • Interface with customers and internal stakeholders to support technical discussions and design reviews.
Technical Skills / Background
  • Solid understanding of VLSI design, CMOS logic, and digital circuit fundamentals.
  • Familiarity with ASIC physical design concepts such as placement, routing, and timing.
  • Strong analytical and debugging skills, with the ability to quickly learn new tools and flows.
Coding and Tool Proficiency
  • Proficiency in UNIX/Linux environments.
  • Working knowledge of TCL; familiarity with Python or Perl preferred.
  • Exposure to EDA tools such as Cadence Innovus, Synopsys ICC2, or PrimeTime is a plus.
Soft Skills
  • Excellent communication, collaboration, and problem‑solving abilities.
  • Ability to work effectively with cross‑functional and global teams.
  • Highly motivated, detail‑oriented, and eager to learn in a fast‑paced R&D environment.
  • Demonstrates strong engineering judgment, ownership, and accountability.
Education and Experience

Bachelor’s degree in Electrical or Electronics Engineering, or Master’s degree in Electrical or Electronics Engineering.

Compensation and Benefits

The annual base salary range for this position is To As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth.

All subject to relevant plan documents and award agreements.

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave and vacation time

The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.

We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.

We will also consider qualified applicants with arrest and conviction records consistent with local law.

For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Engineer
Design Engineer

Broadcom • Fort Collins (CO)

On-site
USD 120,000 - 180,000
Discretionary annual bonus
Equity grants/annual equity awards
Competitive benefits package (medical,
+2
Senior Custom ASIC Engineering Lead
Senior Custom ASIC Engineering Lead

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3
ASIC Design Automation Engineer
ASIC Design Automation Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+4
IC Design Engineer
IC Design Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 122,000 - 195,000
Medical plans
Dental plans
Vision plans
+5
ASIC Design Engineer
ASIC Design Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 127,000 - 204,000
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Paid sick leave and vacation time
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Physical Design Engineer
Physical Design Engineer

Broadcom Inc. • San Jose (CA)

Hybrid
USD 144,000 - 230,000
Medical insurance
Dental & Vision
401(k) with company match
+5
ASIC Implementation Engineer
ASIC Implementation Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 120,000 - 192,000
Medical, dental and vision plans
401(k) participation with company matching
Employee Stock Purchase Program (ESPP)
+2
R&D IC Design Engineer
R&D IC Design Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 160,000 - 210,000
Medical/dental/vision
401(k) with company match
ESPP
+3
R&D IC Design Engineer
R&D IC Design Engineer

Broadcom Inc. • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Medical, dental and vision plans
401(K) with company matching
ESPP
+3