CPU Timing Engineer — Closure & Flow Automation

Apple

Beaverton (OR)

On-site

USD 181,100 - 318,400

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
Tuition reimbursement
Discounted products and services

Job summary

A leading technology company in Beaverton, Oregon is seeking a CPU Design Timing Engineer to oversee timing closure for projects involving complex CPU designs. Candidates should have a Bachelor's degree and over 10 years of experience in timing analysis. Familiarity with tools like PrimeTime or Tempus, along with strong scripting skills in TCL, Perl, or Python, is essential. This role offers a competitive salary range and comprehensive employee benefits including medical coverage and stock options.

Qualifications

  • Minimum BS and 10+ years of relevant experience.
  • Experience with static timing analysis tool.
  • Knowledge of multiple clock domains and noise analysis.

Responsibilities

  • Develop timing flow and improve analysis flows.
  • Drive timing closure for the CPU.

Skills

Static Timing Analysis
TCL
Perl or Python
Noise Analysis
Data Parsing

Education

Bachelor's degree in relevant field

Tools

PrimeTime
Tempus

Job description

A leading technology company in Beaverton, Oregon is seeking a CPU Design Timing Engineer to oversee timing closure for projects involving complex CPU designs. Candidates should have a Bachelor's degree and over 10 years of experience in timing analysis. Familiarity with tools like PrimeTime or Tempus, along with strong scripting skills in TCL, Perl, or Python, is essential. This role offers a competitive salary range and comprehensive employee benefits including medical coverage and stock options.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior CPU Timing & Closure Engineer
Senior CPU Timing & Closure Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Design Timing Engineer
CPU Design Timing Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Timing Closure Engineer for Oryon Cores
CPU Timing Closure Engineer for Oryon Cores

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Discretionary bonus
RSU grants
Competitive benefits
CPU Timing Engineer: Speed-Critical, Multi-Domain Precision
CPU Timing Engineer: Speed-Critical, Multi-Domain Precision

Apple Inc. • United States

On-site
USD 160,000 - 190,000
ASIC Timing Implementation Engineer - Timing Closure
ASIC Timing Implementation Engineer - Timing Closure

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
Hybrid Senior Timing Engineer: Silicon STA & Closure
Hybrid Senior Timing Engineer: Silicon STA & Closure

Tenstorrent • Colorado

Hybrid
USD 100,000 - 500,000
Senior CPU Timing & Automation Engineer (Oryon Core)
Senior CPU Timing & Automation Engineer (Oryon Core)

Qualcomm • Santa Clara (CA)

On-site
USD 199,000 - 298,000
Timing Engineer - Physical Design (Full-Time)
Timing Engineer - Physical Design (Full-Time)

TSP talent • Austin (TX)

On-site
USD 120,000 - 180,000
CPU Timing & STA Automation Engineer — RSU Eligible
CPU Timing & STA Automation Engineer — RSU Eligible

Qualcomm • Austin (TX)

On-site
USD 122,500 - 183,700
Competitive discretionary bonus program
Annual RSU grant opportunities
Comprehensive benefits
CPU Front-End & Out-of-Order RTL Architect
CPU Front-End & Out-of-Order RTL Architect

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000