CPU SRAM Design & Layout Engineer

Qualcomm

Santa Clara (CA)

On-site

USD 148,000 - 222,000

Full time

3 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. is seeking a CPU SRAM Design & Layout Engineer to drive high-performance, low-power memory solutions for cutting-edge CPUs.

You will design, analyze, and implement SRAMs and register files from schematic to physical realization, coordinating with circuit, CAD, and physical design teams. You will own memory development from layout to sign-off, perform timing, power, and reliability analysis, and contribute to memory deliverables and models for production.

Qualifications

  • Bachelor's degree in Electrical Engineering or related field; 5+ years in hardware.
  • Master's degree in Electrical Engineering; 1+ year in hardware.
  • PhD in Electrical Engineering is acceptable.

Responsibilities

  • Design and develop custom SRAM and register file circuits optimized for high performance, low power, and scalability.
  • Create schematics and perform circuit-level design and optimization.
  • Develop memory floorplans and custom layouts based on project requirements and schematics.
  • Own memory implementation from initial architecture and floorplanning through physical verification and signoff.
  • Perform and oversee layout construction, verification, and optimization.
  • Read and interpret process design rules to create robust, manufacturable layouts.
  • Execute LVS, DRC, ERC, and other physical verification checks.
  • Identify and resolve design, verification, and layout issues throughout the development process.
  • Perform functional verification, simulation, and margin analysis across process, voltage, and temperature conditions.
  • Perform timing, power, and electrical characterization of memory designs.
  • Generate and validate all required memory deliverables and collateral models.
  • Collaborate with CAD teams to improve modeling, automation, and characterization flows.
  • Work with Physical Design teams to resolve memory PPA challenges.
  • Provide layout guidance and physical implementation recommendations to improve circuit performance, reliability, and manufacturability.
  • Contribute to DFT, modeling, automation, and analysis flow development where applicable.
  • Develop realistic project schedules and independently drive memory design and implementation activities to completion.
  • Provide technical insight and recommendations regarding memory architecture, layout strategy, area optimization, and methodology improvements.

Skills

SRAM design
Register files
Custom memory layout
Circuit simulation
Timing analysis
FinFET tech
Sub-micron layout
Memory PD flow

Education

Bachelor's in Electrical Engineering
Master's in Electrical Engineering
PhD in Electrical Engineering

Tools

Cadence Virtuoso
Calibre LVS/DRC
NanoTime
Ansys EMIR
Liberate
SKILL scripting

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > CPU Engineering

General Summary

Qualcomm is a company of inventors seeking to revolutionize the CPU market in an age of new possibilities. Are you interested in joining Qualcomm's High Performance CPU Team as a CPU SRAM Design & Layout Engineer? You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency, and scalability. We offer a fun, creative, and flexible work environment, with a shared vision to build products that change the world.

Job Description

Qualcomm is a company of inventors seeking to revolutionize the CPU market in an age of new possibilities. Are you interested in joining Qualcomm's High Performance CPU Team as a CPU SRAM Design & Layout Engineer? You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency, and scalability. We offer a fun, creative, and flexible work environment, with a shared vision to build products that change the world.

As a CPU SRAM Design & Layout Engineer, you will be responsible for the design, analysis, implementation, and physical realization of high-performance custom SRAMs and register files. This role includes ownership of memory development from schematic capture and circuit design through layout implementation, verification, characterization, and model generation. You will collaborate closely with circuit design, CAD, and physical design teams to deliver high-quality memory solutions optimized for performance, power, area, and reliability.

Qualifications
  • Bachelor's degree in Electrical Engineering or related field with 5+ years of relevant industry experience
  • OR Master's degree in Electrical Engineering with 2+ years of relevant industry experience
  • Experience designing custom SRAM circuits and register files
  • Experience with custom memory layout design and implementation
  • Experience using industry-standard custom design tools and methodologies
  • Experience with circuit simulation, Monte Carlo analysis, and static timing analysis
  • Knowledge of advanced semiconductor technologies, including FinFET and nanosheet process nodes
  • Experience with deep sub-micron layout design for memory, datapath, and standard cell circuits
  • Knowledge of layout floorplanning, hierarchical assembly, and physical verification methodologies
  • Experience with Cadence Virtuoso and Calibre LVS/DRC verification flows
Preferred Qualifications
  • Strong understanding of SRAM and register file architectures with advanced custom circuit implementations
  • Strong understanding of high-performance and low-power circuit design techniques
  • Strong knowledge of semiconductor device physics and reliability considerations
  • Experience with variation-aware simulation methodologies in advanced technology nodes
  • Experience with complete memory development flows, including:
    • Design entry
    • Functional verification
    • Layout implementation and guidance
    • Simulation and characterization
    • Timing and power analysis
    • Electrical characterization
    • Deliverable model generation
  • Good understanding of the impact of physical implementation on circuit performance, power, and area
  • Experience with memory logical models (Verilog) and functional verification
  • Experience with BIST and DFT methodologies
  • Experience developing memory analysis flows and automation methodologies
  • Knowledge of EMIR analysis and mitigation techniques
  • Proficiency with tools such as NanoTime, Ansys EMIR, ESP-CV, and Liberate
  • Experience writing SKILL code or other automation scripts for layout and design productivity
  • Strong communication and collaboration skills
Roles and Responsibilities
  • Design and develop custom SRAM and register file circuits optimized for high performance, low power, and scalability
  • Create schematics and perform circuit-level design and optimization
  • Develop memory floorplans and custom layouts based on project requirements and schematics
  • Own memory implementation from initial architecture and floorplanning through physical verification and signoff
  • Perform and oversee layout construction, verification, and optimization
  • Read and interpret process design rules to create robust, manufacturable layouts
  • Execute and analyze LVS, DRC, ERC, and other physical verification checks
  • Identify and resolve design, verification, and layout issues throughout the development process
  • Perform functional verification, simulation, and margin analysis across process, voltage, and temperature conditions
  • Perform timing, power, and electrical characterization of memory designs
  • Generate and validate all required memory deliverables and collateral models
  • Collaborate with CAD teams to improve modeling, automation, and characterization flows
  • Work with Physical Design teams to resolve memory PPA (Power, Performance, Area) challenges
  • Provide layout guidance and physical implementation recommendations to improve circuit performance, reliability, and manufacturability
  • Contribute to DFT, modeling, automation, and analysis flow development where applicable
  • Develop realistic project schedules and independently drive memory design and implementation activities to completion
  • Provide technical insight and recommendations regarding memory architecture, layout strategy, area optimization, and methodology improvements
Minimum Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 1+ year of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:

$147,900.00 - $221,900.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU SRAM Design & Layout Engineer Santa Clara, California, United States of America CPU Engineering Posted 21 hours ago
CPU SRAM Design & Layout Engineer Santa Clara, California, United States of America CPU Engineering Posted 21 hours ago

Qualcomm • Santa Clara (CA), Northern (KY)

Hybrid
USD 148,000 - 222,000
CPU SRAM Design Engineer
CPU SRAM Design Engineer

Qualcomm • Austin (TX)

On-site
USD 122,000 - 184,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
CPU SRAM Design Engineer - Sr Staff / Principal
CPU SRAM Design Engineer - Sr Staff / Principal

Qualcomm • Austin (TX)

On-site
USD 179,000 - 269,000
Competitive annual discretionary bonus
RSU grants
Comprehensive benefits package
SRAM Mask Layout Designer
SRAM Mask Layout Designer

Qualcomm • Austin (TX)

On-site
USD 79,749 - 119,617
Annual discretionary bonus
Annual RSU grants
Competitive benefits package
3D Memory Chip Architect and Design, Principal Engineer San Diego, California, United States of America ASICS Engineering Posted a day ago
3D Memory Chip Architect and Design, Principal Engineer San Diego, California, United States of America ASICS Engineering Posted a day ago

Qualcomm • San Diego (CA)

Hybrid
USD 192,000 - 288,000
Memory Designer
Memory Designer

Qualcomm • San Diego (CA)

On-site
USD 164,000 - 246,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Design Verification Engineer — Memory Subsystem
Design Verification Engineer — Memory Subsystem

Socket.dev • Santa Clara (CA)

On-site
USD 153,000 - 230,000
Design Verification Engineer — Memory Subsystem
Design Verification Engineer — Memory Subsystem

Qualcomm • Santa Clara (CA)

On-site
USD 153,000 - 230,000
High-Performance CPU SRAM Design & Layout Engineer
High-Performance CPU SRAM Design & Layout Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 148,000 - 222,000
Next-Gen, High-Speed HBM, LPDDR Memory Controller ASIC Digital Design Engineer
Next-Gen, High-Speed HBM, LPDDR Memory Controller ASIC Digital Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 230,000
Annual bonus program
RSU grants
Benefits package