CPU SoC Verification Engineer — ARM, GLS & Post-Silicon Debug

Google

Mountain View (CA)

On-site

USD 138,000 - 197,000

Full time

35 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Bonus
Equity
Benefits

Job summary

Google in Mountain View, CA is hiring a CPU SoC DV Engineer to ensure functional integrity of CPU subsystems from RTL to silicon. You will build verification environments, drive GLS, and collaborate with ATE teams to debug high-speed patterns in production.

The role emphasizes ARM-based SoC verification, post-silicon debug, and automation with Python/Perl. Competitive compensation includes bonus and equity.

Qualifications

  • Bachelor's degree or equivalent practical experience in a relevant field.
  • 4 years of experience with ARM-based SoC verification including cache coherency, NoC interconnects, or high-speed bus protocols.
  • Experience with post-silicon debug and diagnosing failures across PVT corners.
  • Experience in RTL verification and GLS workflows.

Responsibilities

  • Drive ARM SoC and sub-system level verification, simulation, and debug for CPU RTL and gate-level netlists.
  • Lead post-silicon debug efforts to diagnose complex hardware failures and ensure pattern stability in production.
  • Translate simulation-based functional sequences into ATE/SLT-ready formats, ensuring high-fidelity pattern conversion through virtual tester environments.
  • Execute GLS and timing-annotated (SDF) simulations using industry-standard EDA tools.
  • Generate and convert ATE patterns utilizing virtual tester environments to ensure high-fidelity translation from simulation.

Skills

ARM SoC verification
RTL verification
GLS workflows
Post-silicon debug
PVT debugging
Python/Perl scripting

Education

Masters/PhD in EE/CE/CS

Tools

UVM/OVM
Python
Perl

Job description

Google in Mountain View, CA is hiring a CPU SoC DV Engineer to ensure functional integrity of CPU subsystems from RTL to silicon. You will build verification environments, drive GLS, and collaborate with ATE teams to debug high-speed patterns in production.

The role emphasizes ARM-based SoC verification, post-silicon debug, and automation with Python/Perl. Competitive compensation includes bonus and equity.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

CPU SoC Verification Engineer — ARM, GLS & Post-Silicon
CPU SoC Verification Engineer — ARM, GLS & Post-Silicon

Google • San Diego (CA)

On-site
USD 138,000 - 197,000
CPU SoC Verification Engineer
CPU SoC Verification Engineer

Google • San Diego (CA)

On-site
USD 138,000 - 197,000
CPU SoC Verification Engineer
CPU SoC Verification Engineer

Google • Mountain View (CA)

On-site
USD 138,000 - 197,000
Bonus
Equity
Benefits
Senior Silicon Verification Engineer: Drive Bug-Free SoCs
Senior Silicon Verification Engineer: Drive Bug-Free SoCs

Google • Mountain View (CA)

On-site
USD 150,000 - 223,000
Senior Verification Engineer for SoCs (SystemVerilog/UVM)
Senior Verification Engineer for SoCs (SystemVerilog/UVM)

Google • Mountain View (CA)

On-site
USD 138,000 - 197,000
Post-Silicon CPU Validation Engineer
Post-Silicon CPU Validation Engineer

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 120,000 - 150,000
ASIC Verification Engineer
ASIC Verification Engineer

WarmStart Ltd • Seattle (WA), Northern (KY)

On-site
USD 120,000 - 190,000
Senior Design Verification Engineer, Silicon
Senior Design Verification Engineer, Silicon

Google • Mountain View (CA)

On-site
USD 150,000 - 223,000
gCPU Silicon Verification Engineer - Design & Validation
gCPU Silicon Verification Engineer - Design & Validation

Google Inc. • Portland (OR)

Hybrid
USD 169,000 - 198,000
Bonus target
Equity
Benefits
Principal Design Verification Architect
Principal Design Verification Architect

MRL Consulting Group Ltd. • California (MO)

On-site
Confidential