CPU PD Integration Engineer: End-to-End Tape-out

NUVACORE, Inc.

Austin, Northern (TX, KY)

Hybrid

USD 150,000 - 210,000

Full time

2 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

NUVACORE, Inc. is seeking a CPU Physical Design Engineer for Integration to drive end-to-end PD integration, floorplanning, and signoff across PV, PERC, and ESD domains. You will own bump/RDL design and collaborate with packaging, CAD, RTL teams to ensure clean closure.

The role requires strong experience in multiple tape-outs of SoCs and proficiency with Siemens, Synopsys or Cadence tools, plus scripting in Python, Perl, or TCL for automation.

Qualifications

  • BS or MS in Electrical Engineering or related field.
  • 5+ years of CPU physical design experience for IC roles (IC) or 12+ years (Lead).
  • Experience with multiple tape-outs of SoCs in latest nodes.
  • Deep expertise in PV, PERC, ESD and Bump/RDL.
  • End-to-end PD implementation and signoff experience.
  • Proficiency with industry tools (Siemens, Synopsys, Cadence).
  • Strong communication and cross-functional collaboration.

Responsibilities

  • Lead or participate in floorplan development and area optimization.
  • Own PD integration methodology, flow, and execution.
  • Drive PV, PERC, ESD signoff activities.
  • Own bump and RDL design with packaging team.
  • Manage analog interfaces and signal construction.
  • Collaborate with CAD, RTL, and foundry teams.
  • Develop and maintain Flow and Methodology (TFM).

Skills

Physical Design
Physical Verification
PERC
ESD
Bump & RDL
Tape-out experience
Automation scripting

Education

BS or MS in Electrical Engineering

Tools

Siemens EDA tools
Synopsys
Cadence

Job description

NUVACORE, Inc. is seeking a CPU Physical Design Engineer for Integration to drive end-to-end PD integration, floorplanning, and signoff across PV, PERC, and ESD domains. You will own bump/RDL design and collaborate with packaging, CAD, RTL teams to ensure clean closure.

The role requires strong experience in multiple tape-outs of SoCs and proficiency with Siemens, Synopsys or Cadence tools, plus scripting in Python, Perl, or TCL for automation.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior CPU Physical Design Engineer: RTL to GDS Tape-out
Senior CPU Physical Design Engineer: RTL to GDS Tape-out

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000
CPU Physical Design Integration Physical Design Austin / Santa Clara / Bangalore · Hybrid
CPU Physical Design Integration Physical Design Austin / Santa Clara / Bangalore · Hybrid

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 150,000 - 210,000
Senior CPU Physical Design Engineer: PPA & RTL Feedback
Senior CPU Physical Design Engineer: PPA & RTL Feedback

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 200,000
CPU Physical Design (RTL Feasibility ) Physical Design Austin / Bangalore / Santa Clara · Hybrid
CPU Physical Design (RTL Feasibility ) Physical Design Austin / Bangalore / Santa Clara · Hybrid

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 200,000
CPU Physical Design (RTL to GDS) Physical Design Austin / Santa Clara · Hybrid
CPU Physical Design (RTL to GDS) Physical Design Austin / Santa Clara · Hybrid

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000
Remote SoC Physical Design Engineer - Edge AI Tapeouts
Remote SoC Physical Design Engineer - Edge AI Tapeouts

PIMIC Inc. • Cupertino (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000
Senior Physical Design Engineer – SoC Tapeout & P&R
Senior Physical Design Engineer – SoC Tapeout & P&R

Celero Communications, Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 250,000
Senior SoC Physical Design Lead – Tapeout & P&R
Senior SoC Physical Design Lead – Tapeout & P&R

Emploive • Irvine (CA), Northern (KY)

Hybrid
USD 150,000 - 250,000
Principal CAD Engineer - Tapeout & Automation Lead
Principal CAD Engineer - Tapeout & Automation Lead

Niuro • Santa Clara (CA), Northern (KY)

Hybrid
USD 180,000 - 260,000
SoC Implementation Leader — End-to-End PD & Tapeout
SoC Implementation Leader — End-to-End PD & Tapeout

NXP Semiconductors • Austin (TX)

On-site
USD 180,000 - 260,000