Get more replies from employers
Send a job-specific resume in minutes.
Apple Inc. in Beaverton, Oregon seeks an experienced CPU MicroArchitect / RTL Engineer to own microarchitecture development from early exploration through detailed specification, and to lead RTL ownership toward power, performance, and area targets.
Work with a multifunctional team to validate designs, support test benches, perform performance exploration, and ensure design delivery from concept to physical realization.
As a CPU MicroArchitect / RTL Engineer, you will own or participate in the following:
• Microarchitecture development and specification – from early high‑level architectural exploration through micro architectural research and arriving at a detailed specification.
• RTL ownership – development, assessment and refinement of RTL design to target power, performance, area and timing goals.
• Validation – support test bench development and simulation for functional and performance verification.
• Performance exploration and correlation – explore high performance strategies and validate that the RTL design meets targeted performance.
• Design delivery – work with a multifunctional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability, and power.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.
At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace.
Learn about reasonable accommodations for job applicants.