CPU MicroArchitect / RTL Engineer - Site Lead

Apple Inc.

Beaverton (OR)

On-site

USD 180,000 - 280,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. in Beaverton, Oregon seeks an experienced CPU MicroArchitect / RTL Engineer to own microarchitecture development from early exploration through detailed specification, and to lead RTL ownership toward power, performance, and area targets.

Work with a multifunctional team to validate designs, support test benches, perform performance exploration, and ensure design delivery from concept to physical realization.

Qualifications

  • BS degree and 15+ years of relevant industry experience.
  • Knowledge of microprocessor architecture.
  • Knowledge of Verilog and/or VHDL.
  • Experience with simulators and waveform debugging tools.
  • Knowledge of logic design principles along with timing and power implications.

Responsibilities

  • Microarchitecture development and specification from early exploration to detailed definition.
  • RTL ownership: develop, assess and refine RTL to meet power, performance, and area goals.
  • Validation: support test bench development and simulation for functional and performance verification.
  • Performance exploration and correlation: verify RTL meets targeted performance.
  • Design delivery: collaborate with a multifunctional team to implement and validate physical design across timing, area, reliability, and power.

Skills

Microarchitecture
Verilog/VHDL
RTL design
C/C++ programming
Python/Perl scripting
Timing & power analysis

Education

Bachelor's degree

Tools

Simulation tools

Job description

Description

As a CPU MicroArchitect / RTL Engineer, you will own or participate in the following:
• Microarchitecture development and specification – from early high‑level architectural exploration through micro architectural research and arriving at a detailed specification.
• RTL ownership – development, assessment and refinement of RTL design to target power, performance, area and timing goals.
• Validation – support test bench development and simulation for functional and performance verification.
• Performance exploration and correlation – explore high performance strategies and validate that the RTL design meets targeted performance.
• Design delivery – work with a multifunctional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability, and power.

Minimum Qualifications
  • Minimum BS and 15+ years of relevant industry experience
  • Knowledge of microprocessor architecture
  • Knowledge of Verilog and/or VHDL
  • Experience with simulators and waveform debugging tools
  • Knowledge of logic design principles along with timing and power implications
Preferred Qualifications
  • Previous experience leading a team of senior engineers to deliver complex microarchitecture definition and RTL development, including direct individual technical contribution
  • Record of mentoring and supporting the career development of other engineers
  • Expertise in one or more of the following areas of microprocessor architecture: instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out‑of‑order execution, integer and floating point execution, load/store execution, cache and memory subsystems – advanced understanding in multiple areas a plus: Understanding of low power microarchitecture techniques. Understanding of high performance techniques and trade‑offs in a CPU microarchitecture. Experience in C or C++ programming. Experience using an interpretive language such as Perl or Python.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace.

Learn about reasonable accommodations for job applicants.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Waltham (MA)

On-site
USD 180,000 - 280,000
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Santa Clara (CA)

On-site
USD 150,000 - 278,000
Relocation assistance
Stock programs
Medical and dental coverage
+1
CPU Microarchitect/RTL Engineer
CPU Microarchitect/RTL Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Waltham (MA)

On-site
USD 150,000 - 190,000
CPU ML Microarchitect/RTL Engineer
CPU ML Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Apple stock programs
+1
CPU Power Management Microarchitect/RTL Engineer
CPU Power Management Microarchitect/RTL Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Cache Microarchitect/RTL Engineer
CPU Cache Microarchitect/RTL Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 180,000
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
CPU Microarchitect/RTL Engineer
CPU Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Medical & dental coverage
Retirement benefits
Employee stock purchase plan
+2
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000