CPU Execution Unit Design and Micro-Architect Engineer

Google

Austin (TX)

On-site

USD 138,000 - 197,000

Full time

9 days ago
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Bonus target
Equity
Benefits

Job summary

Google Austin is seeking a hardware engineer to join the CPU design team developing the first Google CPU and FP-SIMD datapaths aligned with IEEE 754, focusing on performance, clock and low power.

You will collaborate with architecture teams to define high-performance FP datapaths and SIMD paths, participate in RTL/physical implementation, and help shape next-generation hardware. Interviews are typically in-person, with options for preferred locations Austin or Mountain View.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience with IEEE 754 datapath implementations including design, verification and physical implementation issues.
  • Experience with Floating Point and SIMD ISA.

Responsibilities

  • Create the first Google CPU for processor design team.
  • Define floating point data paths implementing the IEEE 754 standard while achieving performance, clock and low power goals.
  • Implement integer single instruction, multiple data (SIMD) and floating point SIMD data paths focusing on power/performance.
  • Work with architecture teams and other micro architects to define high performance floating point issue, register, bypass and retirement logic to support a complex FP-SIMD instruction set architecture (ISA).

Skills

IEEE 754 datapath
Floating point
SIMD ISA

Education

Bachelor's degree or equivalent practical experience

Job description

In most instances, this position requires in-person interviews as part of the hiring process.

Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Austin, TX, USA; Mountain View, CA, USA.

Minimum qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience with IEEE 754 datapath implementations including design, verification and physical implementation issues.
  • Experience with Floating Point and SIMD ISA.
Preferred qualifications
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 4 years of experience in high-performance floating point datapath design.
  • Understanding of design techniques to minimize data path power usage.
  • Understanding of data path design techniques to achieve high clock rates.
About The Job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Responsibilities

Learn more about benefits at Google.

  • Create the first Google CPU for processor design team.
  • Define floating point data paths implementing the IEEE 754 standard while achieving performance, clock and low power goals.
  • Implement integer single instruction, multiple data (SIMD) and floating point SIMD data paths focusing on power/performance.
  • Work with architecture teams and other micro architects to define high performance floating point issue, register, bypass and retirement logic to support a complex FP-SIMD instruction set architecture (ISA).

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Execution Unit Design and Micro-Architect Engineer
CPU Execution Unit Design and Micro-Architect Engineer

Google Inc. • Austin (TX)

On-site
USD 138,000 - 197,000
Senior CPU FP-SIMD Architect | High-Performance
Senior CPU FP-SIMD Architect | High-Performance

Google Inc. • Austin (TX)

On-site
USD 138,000 - 197,000
CPU Performance Architect
CPU Performance Architect

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Austin (TX)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
Staff CPU Physical Design Engineer
Staff CPU Physical Design Engineer

Google • United States

On-site
USD 192,000 - 278,000
Equity
Bonus target
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Mountain View (CA)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Portland (OR)

On-site
USD 240,000 - 333,000
Equity
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 240,000 - 333,000
Senior CPU Design Verification Engineer, Silicon
Senior CPU Design Verification Engineer, Silicon

Google • Austin (TX)

Hybrid
USD 156,000 - 229,000
Bonus
Equity
Benefits