CPU Execution Unit Design and Micro-Architect Engineer

Google Inc.

Austin (TX)

On-site

USD 138,000 - 197,000

Full time

12 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Google Austin, TX, USA is seeking an experienced CPU Execution Unit Design and Micro-Architect Engineer to push the boundaries of processor performance and power efficiency. You will contribute to custom silicon solutions powering Google products and collaborate with architecture teams across hardware and software.

The role requires a Bachelor’s degree in a relevant field and 4 years on IEEE 754 datapath, floating point, and SIMD ISA, with preference for advanced degrees.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience with IEEE 754 datapath implementations including design, verification and physical implementation issues.
  • Experience with Floating Point and SIMD ISA.

Responsibilities

  • Create the first Google CPU for processor design team.
  • Define floating point data paths implementing the IEEE 754 standard while achieving performance, clock and low power goals.
  • Implement integer SIMD and floating point SIMD data paths focusing on power/performance.
  • Collaborate with architecture teams to define high performance floating point issue, register, bypass and retirement logic for a FP-SIMD ISA.

Skills

IEEE 754 datapath
Floating point
SIMD ISA
Hardware design
CPU design

Education

Bachelor's degree
Master's or PhD preferred

Job description

CPU Execution Unit Design and Micro-Architect Engineer

Share CPU Execution Unit Design and Micro-Architect Engineer

  • Copy link

Google Austin, TX, USA

Mid

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

Share CPU Execution Unit Design and Micro-Architect Engineer

  • Copy link

X In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience with IEEE 754 datapath implementations including design, verification and physical implementation issues.
  • Experience with Floating Point and SIMD ISA.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 4 years of experience in high-performance floating point datapath design.
  • Understanding of design techniques to minimize data path power usage.
  • Understanding of data path design techniques to achieve high clock rates.
About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

  • Create the first Google CPU for processor design team.
  • Define floating point data paths implementing the IEEE 754 standard while achieving performance, clock and low power goals.
  • Implement integer single instruction, multiple data (SIMD) and floating point SIMD data paths focusing on power/performance.
  • Work with architecture teams and other micro architects to define high performance floating point issue, register, bypass and retirement logic to support a complex FP-SIMD instruction set architecture (ISA).

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

  • Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Execution Unit Design and Micro-Architect Engineer
CPU Execution Unit Design and Micro-Architect Engineer

Google • Austin (TX)

On-site
USD 138,000 - 197,000
Bonus target
Equity
Benefits
Staff CPU Physical Design Engineer
Staff CPU Physical Design Engineer

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 192,000 - 278,000
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000
CPU Performance Architect
CPU Performance Architect

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000
CPU DFT Engineer
CPU DFT Engineer

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target
Benefits
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google Inc. • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
Staff CPU Physical Design Engineer
Staff CPU Physical Design Engineer

Google • United States

On-site
USD 192,000 - 278,000
Equity
Bonus target
Senior RTL Design Engineer, TPU Compute
Senior RTL Design Engineer, TPU Compute

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
CPU Power Modeling Engineer
CPU Power Modeling Engineer

Google Inc. • Austin (TX)

On-site
USD 138,000 - 197,000
Equity
Benefits