CPU Circuit Memory Design Engineer

Intel Corporation; Austin (TX); Hybrid; USD 142,000 - 200,000; Full time

Benefits offered by this job

Stock bonuses

Health insurance

Retirement plan

Vacation

Job summary

Intel Corporation is seeking a CPU Memory Design Engineer to advance high-performance memory solutions for CPUs and SoCs. This role involves designing SRAMs, caches, and register files, plus collaboration across architecture, design, and validation to optimize power, performance, and area.

You will engage in memory circuit innovation, bit-cell design, and periphery optimization while contributing to timing and PPA improvements in a hybrid work environment.

Qualifications

• Bachelor’s degree in Electrical/Computer Engineering or STEM field with 4+ years of experience; or Master’s with 2+ years; or PhD with 1 year in the field.
• Must have CMOS circuit design and VLSI methods focusing on power, performance, and area.
• Preferred experience in memory design and low-power techniques.

Responsibilities

• Develop and optimize memory designs including SRAMs, caches, and memory arrays.
• Collaborate with architects, circuit designers, and validation teams to meet PPA goals.
• Perform circuit characterization, simulations, and design of periphery for memory blocks.
• Contribute to methodology and project schedules in a fast-paced team.

Skills

CMOS circuit design

VLSI circuits

Low-power memory design

Memory design knowledge

Education

Bachelors in Electrical/Computer Engineering

Masters in Electrical/Computer Engineering

Tools

EBB design tools

Job description

Job Details:

Job Description:

About the Role

Intel’s CPU Circuit Technology team is seeking a highly motivated CPU Memory Design Engineer to help develop the next generation of high-performance, power-efficient processors. In this role, you will contribute to the design, development, and optimization of custom and compiler-based embedded memory solutions, including SRAMs, caches, register files, ROMs, and advanced memory circuits used in Intel CPUs and SoCs.

You will collaborate closely with architects, circuit designers, physical design engineers, process technologists, and validation teams to drive innovative memory solutions that enable industry-leading performance, power efficiency, and silicon density on advanced process technologies.

This role offers the opportunity to influence future CPU architecture through memory innovation while working on technologies that power millions of devices worldwide.

What You’ll Do

This will be a fast-paced dynamic environment where you will work in the high performance, low power CPU design team on a wide spectrum of circuit activities including, but may not be limited to:

• Technical readiness, memory circuit design, characterization and simulations.
• Cache design, critical path simulations and design custom blocks to meet stringent Power/Performance/Area constraints.
• Memory path-finding activities and power, performance and area (PPA) optimization.
• Memory bit-cell and complex periphery IC design and automation.
• Memory array/IP design, memory circuit innovation.
• Methodology definition tasks as well as executing project schedules.

Behavioral traits that we are looking for:

• Strong Ownership: Takes accountability for complex technical challenges and drives solutions through completion.
• Technical Curiosity: Continuously seeks to learn, innovate, and improve designs through data-driven decision making.
• Collaboration: Builds effective partnerships across architecture, design, layout, and validation teams.
• Problem Solving: Applies analytical thinking to identify root causes and develop scalable solutions.
• Execution Excellence: Delivers high-quality work while balancing technical depth, schedule commitments, and business priorities.
• Communication Skills: Effectively communicates technical concepts, risks, and recommendations to diverse stakeholders.
• Adaptability: Thrives in a fast-paced environment with evolving priorities and technology challenges

Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life.

• See Intel Benefitsfor more details.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Educational requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Note:

For information on Intel’s immigration sponsorship guidelines, please see

Intel U.S. Immigration Sponsorship Information

Minimum Qualifications and Experience :

A Bachelor’s degree in Electrical /Computer Engineering, or a STEM-related field with 4+ years of experience. Or a Master’s degree in the same filed with 2+ years of experience; or a PhD with 1 year of educational or work experience in the same filed.

Your experience described above must be in the following:

• CMOS circuit design, digital logic optimizations, and circuit trade-offs for power, performance, and area.
• Experience in Very Large Scale Integration (VLSI) circuits and design methodologies

Preferred Qualifications and Experience :

• Experience in low-power implementation techniques and memory design.
• Familiarity with circuit and layout trade-offs for optimized design.
• Knowledge of EBB design tools, flows and methodologies, and signal integrity analysis.

Why Join Intel?

At Intel, you’ll help shape the future of computing by developing memory technologies that power next-generation CPUs and AI-driven platforms. You’ll work alongside world-class engineers, influence cutting-edge silicon innovation, and have opportunities to grow your career while solving some of the industry’s most challenging technical problems. If you’re passionate about advanced circuit design and creating technologies that impact billions of people worldwide, Intel is the place for you.

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Texas, Austin

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.