Senior CPU Physical Design Engineer

Intel Corporation

Austin (TX)

On-site

USD 164,000 - 269,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock bonuses
Health plan
Retirement plan
Vacation

Job summary

Intel Corporation in the United States (Texas, Austin) is seeking a Senior CPU Physical Design Engineer to drive physical implementation from RTL to manufacturing for next‑generation CPUs. You will collaborate across architecture, logic, circuit, CAD, and validation teams to optimize power, area, and frequency while enabling scalable design flows.

You will work within the SPE CPU Design team to advance industry-leading processor technologies, participating in floor planning, timing,

Qualifications

  • Bachelor’s degree in Electrical/Computer Engineering with 6+ years of relevant experience, or Master’s with 4+ years, or PhD with 2+ years.
  • Experience with physical design EDA tools (Synopsys Fusion Compiler, Cadence Genus/Innovus or equivalent).
  • Experience with scripting languages (TCL, Perl, Python) for tool automation and design exploration.
  • Experience in backend design workflows: constraints management, clock tree synthesis, static timing analysis, layout verification.
  • Completion of at least one tape-out on advanced process nodes.
  • AI/ML based automatic place-and-route methods for design efficiency and quality.

Responsibilities

  • Perform physical design implementation for custom CPU designs, transforming RTL into a design database ready for manufacturing.
  • Execute floor planning, synthesis, place-and-route, clock tree synthesis, timing analysis, power/clock distribution, and noise analysis.
  • Conduct verification and signoff: formal equivalence, reliability, layout verification, and structural checks.
  • Collaborate with cross-functional teams to optimize CPU microarchitectures for power, area, and frequency.
  • Build and refine physical design methodologies and flow automation.
  • Work with EDA vendors to enhance tools for high-speed, low-power CPUs.
  • Analyze design results and propose optimization recommendations.

Skills

Physical design
RTL-to-GDS automation
Tape-out experience
Tool automation scripting
AI/ML-based place-and-route

Education

Bachelor’s degree in Electrical/Computer Engineering
Master’s degree in Electrical/Computer Engineering
PhD in Electrical/Computer Engineering

Tools

Synopsys Fusion Compiler
Cadence Genus/Innovus
RTL-to-GDS automation

Job description

Job Details:
Job Description:

The Role and Impact

As a Senior CPU Physical Design Engineer , you will play a critical role in delivering Intel’s next-generation high-performance CPUs from concept through manufacturing. You will drive physical implementation and optimization of complex CPU designs, ensuring industry-leading performance, power efficiency, area optimization, and manufacturability.

In this role, you will collaborate with architecture, logic design, circuit design, CAD, and validation teams to enable innovative computing solutions that power client, data center, and AI-driven products. Your contributions will directly influence Intel’s future technology roadmap and help shape the next generation of computing.

About the Team

Join Intel’s CPU Design team within the Silicon and Platform Engineering Group (SPE), where engineers develop industry-leading processor technologies that power billions of devices worldwide. Our team leverages advanced process technologies, innovative design methodologies, and cross-functional collaboration to deliver world-class CPU products and advance Intel’s mission of creating world-changing technology.

What You’ll Do

Key responsibilities will include but not limited to:

  • Perform physical design implementation for custom CPU designs, transforming RTL into a design database ready for manufacturing.
  • Execute all aspects of the physical design flow, including floor planning, synthesis, place and route, clock tree synthesis, static timing analysis, power/clock distribution, and noise analysis.
  • Conduct verification and signoff processes, including formal equivalence verification, reliability verification, layout verification, and structural design checking.
  • Collaborate closely with cross-functional teams, including logic, circuit, architecture, and design automation, to optimize CPU microarchitectures for power, area, and frequency improvements.
  • Build and refine physical design methodologies, enhancing flow automation and efficiency.
  • Work with industry EDA vendors to improve design tools and enable high-speed, low-power synthesizable CPUs.
  • Analyze design results and propose recommendations for optimizing current and future CPU microarchitectures.

Behavioral traits that we are looking for:

  • Strong technical problem-solving and analytical skills.
  • Ownership and accountability for delivering quality results.
  • Effective collaboration across diverse, global engineering teams.
  • Strong written and verbal communication skills.
  • Adaptability in a dynamic and fast-paced development environment.
  • A passion for continuous learning and technical innovation.

Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life.

See Intel Benefitsfor more details.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Note:

This position is not eligible for Intel immigration sponsorship.

For information on Intel’s immigration sponsorship guidelines, please see

Intel U.S. Immigration Sponsorship Information

Minimum Qualifications and Experience :

Bachelor’s degree in Electrical/ Computer Engineering, or a related field with 6+ years of relevant experience. Or a Master’s degree in the same field with 4+ years of relevant experience, OR a PhD in in the same field with 2+ years of relevant experience.
Your experience described above must be in the following:

  • Physical design EDA tools such as Synopsys Fusion Compiler, Cadence Genus/Innovus, or equivalent
  • Experience with scripting languages (e.g., TCL, Perl, Python) for tool automation and design exploration
  • Experience in backend design workflows, including constraints management, clock tree synthesis, static timing analysis, and layout verification
  • Completion of at least one tape-out on advanced process nodes
  • Experience with RTL-to-GDS automation methodologies
  • AI/ML based automatic place-and-route methods for design efficiency and quality

Preferred Qualifications and Experience :

  • Low-power design techniques, multiple power domains (MPP/UPF), and power analysis methodologies

  • Digital design fundamentals, CMOS process technology, and CPU microarchitecture

  • Experience collaborating with EDA vendors to refine tool capabilities

  • Multi-vendor experience with thermal & power reduction techniques

  • Power/performance optimization tradeoffs in APR

Why Join Intel

At Intel, you will work alongside some of the industry’s leading engineers to develop technologies that power the future of computing. This role offers the opportunity to influence next-generation CPU products, solve challenging technical problems, and contribute to innovations that enable AI, cloud computing, and advanced client platforms.

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Texas, Austin

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $164,470.00-269,100.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 164,000 - 270,000
Stock bonuses
Health insurance
Retirement plan
+1
CPU Core Physical Design Engineer
CPU Core Physical Design Engineer

Intel • Folsom (CA)

Hybrid
USD 106,000 - 200,000
Hybrid work model
Stock bonuses
Health benefits
CPU Physical Design Engineer
CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 106,000 - 200,000
Stock bonuses
Health benefits
Vacation
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Competitive pay and stock bonuses
Health, retirement, and vacationbenefi
Senior Physical Design Engineer - Neuromorphic Computing
Senior Physical Design Engineer - Neuromorphic Computing

Intel • Santa Clara (CA)

Hybrid
USD 164,000 - 269,000
Health benefits
Retirement plan
Vacation
CPU Performance Architect
CPU Performance Architect

Intel • Austin (TX)

Hybrid
USD 122,000 - 173,000
Stock bonuses
Health benefits
Retirement plan
+1
Server CPU SoC Architect
Server CPU SoC Architect

Intel • Santa Clara (CA)

Hybrid
USD 141,000 - 270,000
Competitive pay
Stock bonuses
Health benefits
+2
Server CPU SoC Architect
Server CPU SoC Architect

Intel • Hillsboro (OR)

Hybrid
USD 141,000 - 270,000
Competitive pay
Stock bonuses
Health and retirement benefits
Senior Physical Design Integration Engineer
Senior Physical Design Integration Engineer

Intel Corporation • Folsom (CA), Northern (KY)

Hybrid
USD 256,000 - 361,000
Health insurance
Retirement plan
Vacation
Senior Physical Design Engineer - Neuromorphic Computing
Senior Physical Design Engineer - Neuromorphic Computing

Intel • Folsom (CA)

Hybrid
USD 164,000 - 269,000
Stock bonuses
Health benefits
Retirement plan