Circuit Design Engineer

Intel Corporation

Folsom (CA)

On-site

USD 106,000 - 149,000

Full time

3 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Intel Corporation in the United States (CA–Folsom) is hiring a Circuit Design Engineer to design and optimize digital circuits for SRAM, memory blocks, and caches. You will lead schematic entry, simulation, and verification while collaborating with architecture and layout teams to meet power, performance, and area goals. Minimum qualifications include a B.S.

in Electrical/Computer Engineering with 1+ years' experience or an M.S. in the same field with 3+ months of experience.

Qualifications

  • Bachelor's degree in Electrical/Computer Engineering or related field with 1+ years' experience.
  • Master's degree in same field with 3+ months of educational experience.
  • Familiarity with memory design blocks and test methodologies is a plus.

Responsibilities

  • Design and optimize digital circuits for SRAM, register files, memory compilers, and caches.
  • Perform circuit design, schematic entry, simulation, and verification for major blocks.
  • Create block-level DFT models and develop memory test tools.
  • Improve design flows and methodologies for efficiency.
  • Collaborate with architecture, layout, and cross-functional teams to balance performance, power, area, and yield.
  • Analyze and resolve design issues to enhance leakage reduction and robustness.

Skills

Circuit design
Schematic entry
Simulation
DFT models
Memory characterization

Education

Bachelor's degree in Electrical/Computer Engineering
Master's degree in same field

Tools

Memory test tools
EDA tools

Job description

Job Details: Job Description

The Role and Impact As a Circuit Design Engineer, you will play a pivotal role in designing and optimizing cutting-edge digital circuits for custom blocks such as SRAM, register files, memory compilers, and caches. In this role, you'll focus on schematic entry, simulation, and functionality verification, ensuring designs meet power, performance, and area goals. Your contributions will directly impact the development of high-performance solutions used across Intel's data center technologies.


Business group You will be part of the Data Center Group (DCG), a team dedicated to delivering innovative technology solutions that power the world's data centers and transform how businesses operate. By enabling advanced computing capabilities, the DCG team plays a critical role in supporting Intel's commitment to shaping the future of computing.


What You’ll Do


  • Design and optimize digital circuits for custom blocks, including SRAM, register files, memory compilers, and caches.

  • Perform circuit design, schematic entry, simulation, and functionality verification for major blocks.

  • Create block-level DFT models, develop memory test tools, and enhance design flows/methodologies for improved efficiency.

  • Collaborate with architecture, layout, and cross-functional teams to ensure optimal circuit performance, power, area, and yield.

  • Analyze and resolve circuit design issues, driving innovations to reduce leakage, optimize performance, and enhance robustness of circuits.

  • Characterize memory instances and memory compilers to ensure high-quality designs that meet specified design goals.


Behavioral traits that we are looking for


  • Curiosity and Learning Agility: Demonstrates a passion for learning new technologies, seeks feedback, and quickly applies new knowledge to solve challenges.

  • Problem-Solving Mindset: Approaches technical challenges with analytical thinking, creativity, and a willingness to explore innovative solutions.

  • Attention to Detail: Produces high-quality work, values accuracy, and understands the importance of precision in semiconductor design.

  • Initiative and Ownership: Takes responsibility for assigned work, proactively identifies opportunities for improvement, and follows through on commitments.

  • Collaboration and Teamwork: Works effectively with diverse teams, shares knowledge, and contributes to a positive and inclusive team environment.

  • Communication Skills: Clearly communicates technical concepts, asks thoughtful questions, and actively participates in discussions and reviews.

  • Adaptability and Resilience: Thrives in a fast-paced environment


Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life. See Intel Benefits for more details.


Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research. Note: For information on Intel's immigration sponsorship guidelines, please see Intel U.S. Immigration Sponsorship Information


Minimum Qualifications and Experience


  • Bachelors degree in Electrical/Computer Engineering or relevant field with 1+ years of educational or work experience.

  • Or a Master's degree in same field with 3+ months of educational experience.


Preferred Qualifications and Experience


  • Familiarity with designing circuits for power, performance, area, and yield optimization.

  • Understanding of DFT models and memory characterization techniques.


Our shared goal is to move quickly to attract and engage strong early-career talent while maintaining a high-quality candidate experience and efficient hiring process.


Job Type: College Grad Shift: Shift 1 (United States of America) Primary Location: US, California, Folsom Additional Locations:


Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.


Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.


Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.


Work Model for this Role

This role will require an on-site presence. Job posting details (such as work model, location or time type) are subject to change.


Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel • Hillsboro (OR)

On-site
USD 122,440 - 232,190
Competitive salary
Stock bonuses
Health benefits
+2
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel Corporation • Austin (TX)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
CPU Circuit Design Engineer
CPU Circuit Design Engineer

Intel Corporation • Austin (TX)

On-site
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
CPU Clock Design Engineer
CPU Clock Design Engineer

Intel Corporation • Austin (TX)

On-site
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
Health benefits
+2
Data Center SoC Power Architect
Data Center SoC Power Architect

Intel Corporation • Santa Clara (CA)

On-site
USD 164,000 - 269,000
Senior EDA Tools Hardware Engineer
Senior EDA Tools Hardware Engineer

Intel Corporation • Santa Clara (CA)

On-site
USD 142,000 - 269,000
Health benefits
Stock bonuses
Retirement plan
Silicon/Electrical Validation Engineer
Silicon/Electrical Validation Engineer

Intel Corporation • Oregon

Hybrid
USD 106,000 - 200,000
Stock bonuses
Health benefits
Retirement plan
SoC Power Thermal Performance Val & Opt Engineer (Contract)
SoC Power Thermal Performance Val & Opt Engineer (Contract)

Intel Corporation • Austin (TX)

On-site
USD 52,000 - 200,000
Product Development/DFX Lead - Neuromorphic Computing
Product Development/DFX Lead - Neuromorphic Computing

Intel Corporation • Hillsboro (OR)

On-site
USD 142,000 - 269,000
Senior Logic Design Engineer
Senior Logic Design Engineer

BlackCube Labs • Colorado

On-site
USD 164,470 - 232,190
Competitive pay
Stock bonuses
Health benefits
+2