CPU Circuit Design Engineer

Intel Corporation

Austin (TX)

Hybrid

USD 142,000 - 269,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health benefits
Retirement plan
Vacation

Job summary

Intel Corporation in Austin, Texas is seeking an experienced CPU design verification engineer to drive PV methodology, timing signoff, and process-node evaluations. You will collaborate with RTL/circuit/SD teams to meet targets while expanding pre-to-post silicon VF correlation.

The role emphasizes ownership and delivering timely results in a fast-paced environment. The position requires 5+ years in CPU circuit or backend design and 5+ years in circuit design and STA, with a Bachelor’s plus 6+

Qualifications

  • Bachelors & 6+ years or Masters & 4+ years in Electrical & Computer Engineering, Computer Engineering, Electrical Engineering or related field.
  • 5+ years of CPU circuit or backend design experience.
  • 5+ years of experience in circuit design and STA.

Responsibilities

  • Drives performance verification (PV) methodology and circuit / timing quality signoff for the CPU team.
  • Evaluates new process nodes through circuit simulations and/or block scaling methods, recommends frequency targets for the CPU with an early understanding of u-architectural growth.
  • Makes informed trade-offs between performance, power, area, and effort.
  • Works with design domains RTL/circuit/SD to converge to timing targets with no compromise on quality or schedule.
  • Grows to own pre-to-post silicon VF correlation and drive debug of circuit marginality sightings.

Skills

CPU circuit design
Backend design
STA (timing)

Education

Bachelors / Masters in Electrical & Computer Engineering or related field

Job description

Job Details: Job Description: The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.

Responsibilities
  • Drives performance verification (PV) methodology and circuit / timing quality signoff for the CPU team.
  • Evaluates new process nodes through circuit simulations and/or block scaling methods, recommends frequency targets for the CPU with an early understanding of u-architectural growth.
  • Makes informed trade-offs between performance, power, area, and effort.
  • Works with design domains RTL/circuit/SD to converge to timing targets with no compromise on quality or schedule.
  • In addition to pre-silicon responsibilities, this individual will grow to own pre-to-post silicon VF correlation and drive debug of circuit marginality sightings.
  • Must demonstrate a track record of execution and design ownership in advanced process technologies.
Minimum Qualifications
  • Bachelors & 6+ years or Masters & 4+ years in Electrical & Computer Engineering, Computer Engineering, Electrical Engineering or related field.
  • 5+ years of CPU circuit or backend design experience.
  • 5+ years of experience in circuit design and STA.
Preferred Qualifications
  • In-depth circuit design knowledge and ability to make PPA tradeoff decisions.
  • In-depth STA knowledge and circuit quality signoff criteria for tape-in.
  • Ability to guide debug of post-silicon circuit marginality sightings.
  • Ability to handle incomplete, fuzzy task definitions and drive them to closure.
  • Hands on individual contributor who can delegate when necessary to meet stringent schedules.
  • Led technical teams of 2-3 engineers.
  • Self-motivated, team player and easy to work with.

Job Type: Experienced Hire

Shift: Shift 1 (United States of America)

Primary Location: US, Texas, Austin

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits
  • It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
  • Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD

Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. Intel's official careers website. Find your next job and take on projects that shape tomorrow's technology.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Mid-level Physical Design Engineer CPU
Mid-level Physical Design Engineer CPU

Intel Corporation • Hillsboro (OR)

On-site
USD 122,000 - 232,000
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 164,470 - 269,100
Stock bonuses
Health insurance
Retirement plan
+1
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel Corporation • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
SoC Analog & Mixed-Signal Design Engineer
SoC Analog & Mixed-Signal Design Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 122,000 - 232,000
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Austin (TX)

Hybrid
USD 142,000 - 269,000
CPU Performance Architect
CPU Performance Architect

Intel • Austin (TX)

On-site
USD 122,000 - 173,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Health benefits
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Hillsboro (OR)

On-site
USD 164,000 - 312,000
RTL Design Engineer
RTL Design Engineer

Intel Corporation • Phoenix (AZ)

Hybrid
USD 91,000 - 173,000
14 paid holidays per year
Three weeks paid vacation
Four-week sabbatical every four years
+2
Senior CPU Design Verification Engineer
Senior CPU Design Verification Engineer

Intel • Phoenix (AZ)

Hybrid
USD 122,000 - 232,000