CAD Design Methodology Engineer: Low-Power SoC Flows

Saigepartners

Austin, Northern (TX, KY)

Hybrid

USD 140,000 - 200,000

Full time

9 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Benefit package
Weekly payment solutions

Job summary

Saige Partners seeks a CAD Engineering & Design Methodology Engineer to drive roadmaps for next-generation design tools, flows, and methodologies across GPU, CPU, and SoC designs. You will enable power-efficient, scalable designs and troubleshoot complex CAD flows in a fast-paced environment.

The role requires strong CAD engineering skills, end-to-end ASIC flow knowledge, and collaboration with RTL, verification, physical design, and DTCO teams.

Qualifications

  • 6+ years in CAD engineering, design methodology, or design enablement for GPU/CPU/SoC projects.
  • Strong knowledge of RTL- and gate-level power analysis, optimization, and signoff.
  • Experience with major EDA platforms (Synopsys, Cadence, Siemens EDA/Mentor Graph.

Responsibilities

  • Develop and execute technical roadmaps for CAD engineering and design enablement.
  • Contribute to next-generation tools, flows, and methodologies for GPUs, CPUs, and SoCs.
  • Develop robust automation solutions and troubleshoot CAD tools and flows.
  • Promote consistent adoption of design best practices across teams.
  • Support low-power design enablement at scale (power analysis, optimization, verification, signoff).
  • Collaborate with RTL, verification, physical design, and DTCO teams.
  • Partner with internal groups and external EDA vendors to improve tool readiness.
  • Lead and contribute to moderate-to-complex technical projects from definition to implementation.
  • Identify opportunities to improve productivity, quality, scalability, and efficiency.
  • Develop and maintain technical documentation, methodologies, and best practices.
  • Stay current with emerging GPU, ASIC, verification, power, and semiconductor design technologies.

Skills

CAD engineering
Design methodology
Low-power design
ASIC flows
EDA tools
RTL design
Synthesis
Physical design
DTCO
Power analysis
Power optimization
Power signoff
End-to-end ASIC flow

Education

Bachelor's degree in Electrical/Computer Engineering

Tools

PrimePower
PowerArtist
Empower
Joules
RTL-Architect
Synopsys
Cadence
Siemens EDA/Mentor Graphics
RedHawk
Totem
Voltus

Job description

Saige Partners seeks a CAD Engineering & Design Methodology Engineer to drive roadmaps for next-generation design tools, flows, and methodologies across GPU, CPU, and SoC designs. You will enable power-efficient, scalable designs and troubleshoot complex CAD flows in a fast-paced environment.

The role requires strong CAD engineering skills, end-to-end ASIC flow knowledge, and collaboration with RTL, verification, physical design, and DTCO teams.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CAD Design Methodology Engineer — Low-Power & SoC Flows
CAD Design Methodology Engineer — Low-Power & SoC Flows

Saige Partners • Town of Texas (WI)

On-site
USD 120,000 - 180,000
Weekly payment solutions
Benefits package
CAD Engineering & Design Methodology Engineer
CAD Engineering & Design Methodology Engineer

Saigepartners • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 200,000
Benefit package
Weekly payment solutions
CAD Engineering & Design Methodology Engineer
CAD Engineering & Design Methodology Engineer

Saige Partners • Town of Texas (WI)

On-site
USD 120,000 - 180,000
Weekly payment solutions
Benefits package
Senior CAD Engineer — Power-Efficient GPU/SoC Tools
Senior CAD Engineer — Power-Efficient GPU/SoC Tools

Canvendor • Austin (TX)

On-site
USD 120,000 - 160,000
Staff CAD Engineer
Staff CAD Engineer

Canvendor • Austin (TX)

On-site
USD 120,000 - 160,000
Senior CAD Architect: AI-Driven SoC Flows
Senior CAD Architect: AI-Driven SoC Flows

Ampere Computing • Santa Clara (CA)

On-site
USD 293,000 - 440,000
Health insurance
401K retirement plan
Unlimited flextime
+1
Staff CAD Engineer: Low-Power ASIC/SoC Tools
Staff CAD Engineer: Low-Power ASIC/SoC Tools

TekClap • Austin (TX)

On-site
USD 120,000 - 190,000
EDA Engineer
EDA Engineer

TekClap • Austin (TX)

On-site
USD 120,000 - 190,000
Senior CAD/EDA Architect for AI-Driven SoCs
Senior CAD/EDA Architect for AI-Driven SoCs

Ampere Computing LLC • Santa Clara (CA)

On-site
USD 280,000 - 420,000
Health insurance
401K retirement plan
Unlimited flextime
+1
Lead CAD & Design Methodology Architect – RTL-to-GDSII
Lead CAD & Design Methodology Architect – RTL-to-GDSII

Eliyan Corporation • San Francisco (CA)

On-site
USD 150,000 - 200,000