CAD and Integration Engineer, Silicon

Meta

Sunnyvale (CA)

On-site

USD 212,000 - 294,000

Full time

9 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Meta is seeking a CAD and Integration Engineer for our custom silicon team in Sunnyvale, CA. You will translate circuit intent into physical constraints, drive synthesis, place-and-route, and signoff, bridging schematic and silicon while enabling 3D stacking flows between heterogeneous process nodes.

You will build automation, improve CAD flows, and apply AI-assisted design to boost engineering velocity across design and layout teams.

Qualifications

  • Bachelor's degree in CS/CE/EE or related field with 12+ years industry experience.
  • Proven RTL-to-GDS flow, digital synthesis, PNR, and physical signoff experience.
  • Experience with analog CAD/automation and tapeouts.
  • Strong programming skills in SKILL, Python, Perl, Tcl.

Responsibilities

  • Integrate AI/LLM tools into design workflows to automate design tasks.
  • Lead analog mixed-signal physical integration and enforce design constraints with cross-functional teams.
  • Manage end-to-end digital implementation flows (RTL-to-GDS): synthesis, PNR, DFT insertion, signoff.
  • Drive physical signoff (timing, power, verification) for foundry-ready deliverables.
  • Develop 3D stacking flows for heterogeneous integration and cross-die timing/power analysis.
  • Automate implementation, tapeout, and regression using Python, SKILL, and Tcl.

Skills

CAD automation
Python
Tcl
Perl

Education

Bachelor's degree in CS/CE/EE or related field with 12+ years experience

Tools

Spice models
PDK familiarity
EDA tools

Job description

We are looking for a CAD and Integration Engineer to join our custom silicon team. Working in close partnership with circuit designers, digital designers and layout engineers, you will translate circuit intent into physical constraints, drive synthesis, place-and-route, and signoff, and bridge the gap between schematic and silicon. You will also play a key role in enabling 3D stacking flows between heterogeneous process nodes. Beyond implementation, we expect a builder's mindset: developing automation tools, improving CAD flows, and actively leveraging AI-assisted design to increase team-wide engineering velocity.

CAD and Integration Engineer, Silicon Responsibilities:
  • Integrate AI/LLM tools into workflows to drive design automation and engineering productivity
  • Lead analog mixed signal physical integration and enforce design constraints in collaboration with design and layout teams
  • Manage end-to-end digital implementation flows (RTL-to-GDS), including synthesis, PNR, DFT insertion, and signoff
  • Drive physical signoff (timing, power, verification) to ensure foundry-ready deliverables
  • Develop 3D stacking flows for heterogeneous integration and die-to-die interface planning, cross-die timing and power analysis
  • Automate implementation, tapeout, and regression using Python, SKILL, and Tcl
Minimum Qualifications:
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • BS/MS/PhD in EE, CE, or a related field with 12+ years of industry experience
  • Proven industry experience in analog CAD/automation support areas involving various technology nodes and tapeouts
  • Expertise in full RTL-to-GDS flow, digital synthesis, PNR, and physical signoff
  • Proficiency in analog mixed signal design environment and simulation tools
  • Knowledge of PDK and Spice model qualification
  • Strong programming skills in languages such as SKILL, Python, Perl etc. to provide automation needs
  • Hands-on experience with AI coding assistantsExperience communicating technical decisions and project status to cross-functional partners, including circuit designers, layout engineers, and foundry contacts
Preferred Qualifications:
  • Familiarity with advanced packaging technologies and their implications for chip-level CAD methodology and integration flows
  • Experience with hierarchical chip integration and assembly flows for large, multi-block SoCs targeting consumer electronics or wearable device applications
  • Experience with low-power design methodologies including multi-voltage domain integration, UPF-based power intent, and power analysis sign-off for mobile or wearable silicon
  • Experience engaging directly with foundry partners on process design kit development, design rule updates, and technology qualification for leading-edge nodes
About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and Affinitive Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

$212,000/year to $294,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Engineer, EDA Infrastructure
ASIC Engineer, EDA Infrastructure

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Machine Learning Digital Design Engineer
Machine Learning Digital Design Engineer

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
ASIC Engineer, Design for Test
ASIC Engineer, Design for Test

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
ASIC Engineer, Physical Design
ASIC Engineer, Physical Design

Meta • Austin (TX), Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Design Verification Engineer - AI Accelerators
Design Verification Engineer - AI Accelerators

Meta • Redmond (WA)

On-site
USD 178,000 - 250,000
Design Verification Engineer - AI Accelerators
Design Verification Engineer - AI Accelerators

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
ASIC Engineer, Design Verification
ASIC Engineer, Design Verification

Meta • Austin (TX)

On-site
USD 114,000 - 172,000
Mechanical Engineer, Infrastructure
Mechanical Engineer, Infrastructure

Meta • Menlo Park (CA)

On-site
USD 144,000 - 204,000
ASIC Implementation Engineer - Static Verification
ASIC Implementation Engineer - Static Verification

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
ASIC Engineer, Power Management Design Verification
ASIC Engineer, Power Management Design Verification

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000