Design Verification Engineer - AI Accelerators

Meta; Redmond (WA); On-site; USD 178,000 - 250,000; Full time

Job summary

Reality Labs at Meta seeks a Design Verification Engineer for AI accelerators in AR and smart devices. You will build test benches, define verification strategies, and work with researchers, architects, and silicon teams to validate state-of-the-art machine learning IPs.

Requirements include 10+ years in SystemVerilog/UVM, IP/SoC verification, SV assertions, Emulation, and scripting; a Bachelor's in CS/CE or equivalent; a Master's degree is preferred. On-site in Redmond, WA.

Qualifications

• 10+ years of SystemVerilog/UVM verification
• 10+ years of IP/sub-system/SoC verification using SystemVerilog UVM/OVM
• Experience with SV Assertions, Formal, Emulation
• Experience with EDA tools and scripting (Python, TCL, Perl, Shell)
• Track record of first-pass success in ASIC development cycles
• Bachelor's degree in CS/CE or equivalent practical experience

Responsibilities

• Develop verification methodologies for multiple ML IPs optimized for MR and smart devices
• Define, track, and lead execution of detailed test plans
• Implement scalable test benches including checkers, reference models, assertions in SystemVerilog
• Drive Design Verification to closure based on defined verification metrics
• Collaborate with Design, Model, Emulation and Silicon validation teams
• Support hand-off and integration of subsystems/IP blocks into larger SOC environments
• Drive continuous Design Verification improvements using latest verification tools and methodologies

Skills

SystemVerilog/UVM

C/C++ verification

IP/SoC verification

SV Assertions/Formal/Emulation

EDA tools scripting

ASIC development

Education

Bachelor's degree in Computer Science or Computer Engineering or equivalent

Master's degree in Electrical Engineering or Computer Science

Tools

Mercurial (Hg)

Git

Python scripting

Job description

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Smart Devices. Compute power requirements of these devices require custom silicon. Meta’s Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day, and smart devices that provide assistance and enhanced capabilities in our day-to-day activities. We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware. As a Design Verification Engineer at Meta’s Reality Labs, you will work with a multidisciplinary group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art machine learning algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art machine learning IPs.

Design Verification Engineer - AI Accelerators Responsibilities:

• Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP’s optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
• Define, track, and lead the execution of detailed test plans for the different modules and top levels
• Implement scalable test benches including checkers, reference models, assertions in System Verilog
• Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
• Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
• Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
• Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Minimum Qualifications:

• 10+ years of hands-on experience in SystemVerilog/UVM methodology and C/C++ based verification
• 10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
• Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
• Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
• Track record of 'first-pass success' in ASIC development cycles
• Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

Preferred Qualifications:

• Masters in Electrical Engineering or Computer Science
• 5+ years of experience with Design verification/validation of machine learning applications and accelerators
• 5+ years of experience with Software/Hardware Co-design at firmware, ISA, and application level
• 5+ years of experience with low power design
• 5+ years of experience in verification of numerical compute based designs
• Experience with revision control systems like Mercurial(Hg), Git
• FPGA/emulation debug experience

About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and Affimative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [e-mail].

$178,000/year to $250,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.