ASIC Verification Engineer - UVM & SystemVerilog Expert

ManpowerGroup Global, Inc.

Carlsbad (CA)

On-site

USD 120,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical and Prescription Drug Plans
Dental Plan
Vision Plan
Health Savings Account
Health Flexible Spending Account
Dependent Care Flexible Spending账户

Job summary

ManpowerGroup Global, Inc. in Carlsbad, California is seeking an ASIC Verification Engineer to join the Silicon Development team. The role focuses on UVM-based verification, verification plans, and cross-functional collaboration to ensure robust silicon solutions.

You will work with cross-functional teams to evaluate design testability, lead debug efforts, and develop verification infrastructure, gaining exposure to cutting-edge silicon projects in a global organization.

Qualifications

  • Bachelor's degree in Electrical Engineering or a related field.
  • Experience in ASIC or SOC verification.
  • UVM based testbench development expertise.
  • Proficiency in SystemVerilog and timing/gate level simulation.
  • Experience in developing test plans and verification infrastructure.

Responsibilities

  • Develop and implement Universal Verification Methodology (UVM) based verification environments.
  • Create comprehensive verification plans at both block and system levels.
  • Design and implement verification components including assertions, traffic generators, agents, and scoreboards.
  • Collaborate with cross-functional teams to evaluate design testability and verification requirements.
  • Lead debug efforts and provide solutions for complex technical challenges.

Skills

UVM Based testbench development
SystemVerilog
Timing/gate level simulation
Cross-functional collaboration

Education

Bachelor's degree in Electrical Engineering

Tools

UVM
SystemVerilog

Job description

ManpowerGroup Global, Inc. in Carlsbad, California is seeking an ASIC Verification Engineer to join the Silicon Development team. The role focuses on UVM-based verification, verification plans, and cross-functional collaboration to ensure robust silicon solutions.

You will work with cross-functional teams to evaluate design testability, lead debug efforts, and develop verification infrastructure, gaining exposure to cutting-edge silicon projects in a global organization.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Verification Engineer
ASIC Verification Engineer

ManpowerGroup Global, Inc. • Carlsbad (CA)

On-site
USD 120,000 - 180,000
Medical and Prescription Drug Plans
Dental Plan
Vision Plan
+3
Senior ASIC Verification Engineer: UVM & SystemVerilog Expert
Senior ASIC Verification Engineer: UVM & SystemVerilog Expert

Sandisk • Illinois

On-site
USD 120,000 - 150,000
Senior ASIC Verification Engineer | SoC Testbench & UVM Expert
Senior ASIC Verification Engineer | SoC Testbench & UVM Expert

Micron Memory Malaysia Sdn Bhd • San Jose (CA)

On-site
USD 145,000 - 286,000
Medical, dental and vision plans
Robust paid time-off program
Paid holidays
+1
Staff ASIC Verification Architect (SoC/IP) – UVM Expert
Staff ASIC Verification Architect (SoC/IP) – UVM Expert

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
Lead ASIC Verification Engineer — UVM & SystemVerilog
Lead ASIC Verification Engineer — UVM & SystemVerilog

Two95 International Inc. • Sunnyvale (CA)

On-site
USD 120,000 - 180,000
Silicon Design Verification Engineer - UVM & SystemVerilog
Silicon Design Verification Engineer - UVM & SystemVerilog

AMD • United States

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Senior ASIC Verification Engineer - End-to-End UVM CRV
Senior ASIC Verification Engineer - End-to-End UVM CRV

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000
Equity
Benefits
Silicon Verification Engineer — UVM, SystemVerilog & C++
Silicon Verification Engineer — UVM, SystemVerilog & C++

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 190,000
AMD benefits
Senior ASIC Verification Engineer (SystemVerilog & UVM)
Senior ASIC Verification Engineer (SystemVerilog & UVM)

Broadcom Inc. • San Jose (CA)

On-site
USD 120,000 - 192,000
401(K) with company matching
Employee Stock Purchase Program
Paid vacation and sick leave
Silicon Design Verification Engineer - UVM & SystemVerilog
Silicon Design Verification Engineer - UVM & SystemVerilog

AMD • San Jose (CA)

On-site
USD 120,000 - 190,000