ASIC/SOC DFT Engineer — Scan & ATPG Specialist

InvestedintheMission

Austin (TX)

On-site

USD 120,000 - 180,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

SpaceX in Austin, TX is seeking an ASIC/SoC DFT Engineer (Silicon Engineering) to design and validate next‑generation ASICs for SpaceX systems. You will evaluate scan insertion readiness, integrate DFT fabrics, run ATPG analysis, and collaborate with the circuit, design, validation and manufacturing teams to deliver high‑quality silicon.

Bachelor’s in EE/CE/CS and 1+ year ASIC experience required; ITAR compliance applies; on-site work and occasional extended hours.

Qualifications

  • Bachelor’s degree in electrical engineering, computer engineering or computer science.
  • 1+ years of professional experience working with ASICs.
  • Experience in scan insertion or DFT setup.

Responsibilities

  • Evaluate design readiness for scan insertion through RTL and physical design Scan DRC tools.
  • Integrate and verify Design for Test (DFT) fabrics and IP within Subsystems.
  • Run ATPG analysis to ensure quality scan chain construction and meeting basic coverage goals.
  • Run and debug non-timing and SDF annotated gate level simulations.
  • Create ATPG content for post-silicon testing and validate content through gate level simulation.
  • Collaborate with circuit physical design, ATPG and manufacturing teams to achieve high quality scan coverage in silicon.

Skills

Scan insertion
DFT setup
ATPG analysis
RTL/GA design
Scripting (Python, Perl, Bash)
Verilog/SystemVerilog
UPF (Power)

Education

Bachelor’s degree in electrical/computer engineering or computer science

Tools

Verilog/SystemVerilog
UPF

Job description

SpaceX in Austin, TX is seeking an ASIC/SoC DFT Engineer (Silicon Engineering) to design and validate next‑generation ASICs for SpaceX systems. You will evaluate scan insertion readiness, integrate DFT fabrics, run ATPG analysis, and collaborate with the circuit, design, validation and manufacturing teams to deliver high‑quality silicon.

Bachelor’s in EE/CE/CS and 1+ year ASIC experience required; ITAR compliance applies; on-site work and occasional extended hours.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC/SOC DFT Engineer — Space-Grade Silicon for Starlink
ASIC/SOC DFT Engineer — Space-Grade Silicon for Starlink

SPACE EXPLORATION TECHNOLOGIES CORP • Austin (TX)

On-site
USD 120,000 - 160,000
ASIC & SOC DFT Engineer — RTL/ATPG Specialist
ASIC & SOC DFT Engineer — RTL/ATPG Specialist

InvestedintheMission • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Stock options
401(k) plan
Medical, vision, and dental coverage
+2
DFT ASIC Engineer — RTL/Scan, ATPG & Verification
DFT ASIC Engineer — RTL/Scan, ATPG & Verification

Spacex • Austin (TX)

On-site
USD 120,000 - 160,000
DFT ASIC Engineer — RTL/Scan & ATPG
DFT ASIC Engineer — RTL/Scan & ATPG

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Stock options
401(k) plan
Health benefits
+1
ASIC/SOC DFT Engineer (Silicon Engineering)
ASIC/SOC DFT Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Austin (TX)

On-site
USD 120,000 - 160,000
ASIC/SOC DFT Engineer for Next-Gen Connectivity
ASIC/SOC DFT Engineer for Next-Gen Connectivity

Spacex • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Medical, Vision & Dental
401(k) retirement plan
Paid vacation (3 weeks)
+4
ASIC/SOC DFT Engineer (Silicon Engineering)
ASIC/SOC DFT Engineer (Silicon Engineering)

InvestedintheMission • Austin (TX)

On-site
USD 120,000 - 180,000
ASIC/SOC DFT Engineer (Silicon Engineering)
ASIC/SOC DFT Engineer (Silicon Engineering)

Spacex • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Medical, Vision & Dental
401(k) retirement plan
Paid vacation (3 weeks)
+4
ASIC/SOC DFT Engineer (Silicon Engineering)
ASIC/SOC DFT Engineer (Silicon Engineering)

InvestedintheMission • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Stock options
401(k) plan
Medical, vision, and dental coverage
+2
ASIC/SOC DFT Engineer (Silicon Engineering)
ASIC/SOC DFT Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Stock options
401(k) plan
Health benefits
+1