ASIC Physical Design Engineer

Jane Street Group, LLC; Northern, New York (KY, NY); Hybrid; USD 250,000 - 300,000; Full time

Job summary

Jane Street Group, LLC is seeking an ASIC Physical Design Engineer to join the Ultra Low Latency team. You will own end-to-end physical design flows, from floorplanning to timing closure, while reading RTL and aligning front-end/back-end decisions. Proficiency in Python/C++/Haskell and exposure to modern PD tools is required. The role offers a strong base salary and annual discretionary bonus.

Join a collaborative environment pushing hardware innovation.

Qualifications

• 8+ years hands-on experience across modern physical design flows (floorplanning, place & route, timing closure, physical verification, power analysis)
• Ability to own a PD flow end-to-end and identify risks
• Read and write RTL and understand how front-end decisions affect PD
• Experience programming in a high-level language (Python, C++, Haskell, etc.)

Responsibilities

• Own an end-to-end physical design flow (floorplanning, placement, routing, timing closure, P&R)
• Read and write RTL and consider cross-boundary design decisions
• Apply software engineering techniques to improve hardware design processes

Skills

Physical design

RTL design

Python

C++

Hardware debugging

Tools

OCaml

Job description

We are looking to hire an ASIC Physical Design Engineer to help us design, test, and deploy advanced hardware. As part of our Ultra Low Latency team, you'll have the opportunity to collaborate with people in areas across the firm, including trading, networking, and research infrastructure.

This isn't a traditional PD role. We're a small team where everyone works across the chip design process, and we expect our PD engineers to lead with physical design expertise but think like chip designers. You should be comfortable owning a PD flow end-to-end, but also able to read and write RTL and reason about design decisions that cross the front-end/back-end boundary.

If you've spent your career exclusively in PD, this probably isn't the right fit— but if you've worked across the stack, either because you started as an RTL designer and moved into PD, or because you were on a smaller team where you had to wear multiple hats, we'd love to talk.

We're big believers in the ability of tools to improve the productivity, reliability, and day-to-day joy of hardware engineering. That's why we created Hardcaml, a hardware development toolchain embedded in OCaml. We don't expect you to know OCaml (we'll teach you here), but we are looking for hardware engineers who are excited about the advantages that better tools can bring, and are willing to try new things as a result.

About You

• You have 8+ years hands-on experience building and running modern physical design flows (e.g., floor planning, place and route, timing closure, physical verification, power analysis)
• You don't need to have optimized every last detail of every flow, but you should have broad enough experience across PD that you can own a flow end-to-end and know where the risks are
• Beyond PD, you can read and write RTL and understand how front-end design decisions affect physical implementation—and vice versa; You think about physical design in the context of the overall chip, not just as a downstream consumer of a netlist
• You're interested in using software engineering techniques to improve the hardware design process, and you have experience programming in a high-level language (Python, C++, Haskell, etc.)

Base salary is $250,000 - $300,000. Base salary is only one part of Jane Street total compensation, which includes an annual discretionary bonus.

Jane Street is an Equal Opportunity Employer