ASIC Physical Design Engineer

Janestreet; New York (NY); On-site; USD 120,000 - 160,000; Full time

Job summary

Janestreet is seeking an experienced ASIC Physical Design Engineer based in New York to design and deploy cutting-edge hardware. As part of the Ultra Low Latency team, you'll collaborate across various firm sectors including trading and research infrastructure.

This role demands expertise in the entire PD process, calling for engineers who can bridge front-end and back-end design. Ideal candidates will have over 8 years of experience and a strong interest in improving design processes through software tools.

Qualifications

• 8+ years of hands-on experience building and running modern physical design flows.
• Ability to own a PD flow end-to-end, understanding risks involved.
• Competence in reading and writing RTL, understanding front-end design effects.

Responsibilities

• Design, test, and deploy advanced hardware.
• Collaborate with teams across trading, networking, and research infrastructure.
• Manage PD flow while integrating software engineering techniques.

Skills

Physical design expertise

RTL design knowledge

Software engineering techniques

Python programming

C++ programming

Job description

About the Position

We are looking to hire an ASIC Physical Design Engineer to help us design, test, and deploy advanced hardware. As part of our Ultra Low Latency team, you'll have the opportunity to collaborate with people in areas across the firm, including trading, networking, and research infrastructure.

This isn't a traditional PD role. We're a small team where everyone works across the chip design process, and we expect our PD engineers to lead with physical design expertise but think like chip designers. You should be comfortable owning a PD flow end-to-end, but also able to read and write RTL and reason about design decisions that cross the front-end/back-end boundary.

If you've spent your career exclusively in PD, this probably isn't the right fit— but if you've worked across the stack, either because you started as an RTL designer and moved into PD, or because you were on a smaller team where you had to wear multiple hats, we'd love to talk.

We're big believers in the ability of tools to improve the productivity, reliability, and day-to-day joy of hardware engineering. That's why we created Hardcaml, a hardware development toolchain embedded in OCaml. We don't expect you to know OCaml (we'll teach you here), but we are looking for hardware engineers who are excited about the advantages that better tools can bring, and are willing to try new things as a result.

About You

• You have 8+ years hands‑on experience building and running modern physical design flows (e.g., floor planning, place and route, timing closure, physical verification, power analysis)
• You don't need to have optimized every last detail of every flow, but you should have broad enough experience across PD that you can own a flow end-to-end and know where the risks are
• Beyond PD, you can read and write RTL and understand how front-end design decisions affect physical implementation—and vice versa; You think about physical design in the context of the overall chip, not just as a downstream consumer of a netlist
• You're interested in using software engineering techniques to improve the hardware design process, and you have experience programming in a high-level language (Python, C++, Haskell, etc.)