ASIC Package Design Engineer

Broadcom Inc.

San Jose (CA)

On-site

USD 144,000 - 230,000

Full time

5 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Annual bonus
Equity grants/awards
Medical, dental & vision

Job summary

Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages used in AI, networking, HPC, and 5G base stations. You will lead ASIC package designs with a focus on signal integrity, power integrity, reliability, and thermal management.

Requirements include 12+ years in flip-chip-BGA design (BSEE) and 10+ years for MS-based candidates, plus Cadence/APD experience. On-site at Broadcom, with strong cross-time-zone collaboration across a global R&D team.

Qualifications

  • BSEE or equivalent with 12+ years in flip-chip-BGA package design including high-speed SerDes.
  • MSEE or equivalent with 10+ years of work experience.
  • Knowledge of package-level signal integrity and power integrity; Cadence APD/Allegro experience preferred.

Responsibilities

  • Overall design responsibility for ASIC package designs, including SI/PI, manufacturability, reliability, and thermal.
  • Package design of critical structures for SerDes, ADC/DAC, DDR, HBM, etc.
  • Schedule, prioritize, and track your work across 2+ projects simultaneously.
  • General flip-chip BGA package design and engineering
  • Project management and customer interface for your design projects
  • Contribute to efficiency improvements for the design team through process dev/improvement, automation, documentation, etc.
  • Physical design (layout) is a foundational responsibility in this role

Skills

Self-management
Organization skills
Team collaboration

Education

BSEE or similar field
MSEE or similar field

Tools

Cadence APD
Allegro package designer
Cadence SKILL

Job description

Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages for industry-leading ASICs with high-speed SerDes and very-high-power delivery needs. You will be part of a worldwide R&D team developing high-performance package designs for ASICs for artificial intelligence (AI), networking, high-performance computing (HPC), and 5G base stations. These designs include SerDes at 448G and higher, 5G RF/Microwave ADC/DAC, HBM, DDR5 and more. You'll have the opportunity to collaborate with the team to create the package structures needed to enable new design, and contribute to efficiency improvements for our design team.

RESPONSIBILITIES
  • Overall design responsibility for ASIC package designs, including aspects of signal integrity, power integrity, manufacturability, reliability, and thermal, in partnership with our experienced team of package engineering experts.
  • Package Design of critical structures for SerDes, ADC/DAC, DDR, HBM, etc.
  • Schedule, prioritize, and track your work across 2+ projects simultaneously
  • General flip-chip BGA package design and engineering
  • Project management and customer interface for your design projects
  • Contribute to efficiency improvements for the design team, through process development/improvement, automation, documentation, etc.
  • Physical design (layout) is a foundational responsibility in this role
EDUCATION/EXPERIENCE & REQUIREMENTS
  • BSEE or similar field and 12+ years’ experience in flip-chip-BGA package design, including high-speed SerDes
  • MSEE or similar field and 10+ years’ work experience
  • Knowledge of package-level signal integrity and power integrity, to apply to package designs
  • Cadence APD (allegro package designer) experience is preferred. Equivalent tool is OK.
  • Cooperate with our world-wide team (multiple time zones), including co-design with internal team members and external (Vendor) designers
  • Self-management and organization skills
  • Preferred candidates will also have 1 or more years experience with Cadence SKILL for Allegro, or similar design-automation coding experience and interest
OTHER REQUIREMENTS
  • This job requires working on-site at the Broadcom office, 5 days a week. This is not a remote-work position.
COMPENSATION AND BENEFITS
  • The annual base salary range for this position is USD 143,800.00 To USD 230,000.00
  • As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
  • Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Package Design Engineer
Package Design Engineer

Broadcom Inc. • San Jose (CA)

Hybrid
USD 83,000 - 132,000
Discretionary bonus
Annual equity awards
Comprehensive benefits
ASIC Package Design Engineer
ASIC Package Design Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
401(k) with company matching
+2
ASIC Package Design Project Manager
ASIC Package Design Project Manager

Broadcom Inc. • Fort Collins (CO)

On-site
USD 140,000 - 230,000
Annual bonus
Equity grants
ESPP
+2
ASIC Package Design Project Manager
ASIC Package Design Project Manager

Hardware FYI • Fort Collins (CO)

Hybrid
USD 120,000 - 180,000
Medical, dental, vision
401(K) with company match
Employee stock purchase program
SI/PI Tech Project Manager
SI/PI Tech Project Manager

Broadcom Inc. • San Jose (CA)

On-site
USD 180,000 - 240,000
Medical, dental and vision plans
401(K) matching
Employee Stock Purchase Program (ESPP)
+4
Advanced Package Technology Engineer
Advanced Package Technology Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 120,000 - 180,000
Medical, dental, vision
401(k) with company match
Employee stock purchase program
+1
Senior ASIC Package Design Engineer — SerDes/BGA (On-Site)
Senior ASIC Package Design Engineer — SerDes/BGA (On-Site)

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Annual bonus
Equity grants/awards
Medical, dental & vision
Package Design Engineer - High-Speed SerDes for AI ASICs
Package Design Engineer - High-Speed SerDes for AI ASICs

Broadcom Inc. • San Jose (CA)

Hybrid
USD 83,000 - 132,000
Discretionary bonus
Annual equity awards
Comprehensive benefits
Senior Custom ASIC Engineering Lead
Senior Custom ASIC Engineering Lead

Broadcom Inc. • San Jose (CA)

On-site
USD 143,800 - 230,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3
SoC Integration and Design Engineer
SoC Integration and Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grant
Annual equity awards
+5