Senior Design Verification CAD Engineer, Silicon, Google

Google LLC

Sunnyvale (CA)

On-site

USD 163,000 - 236,000

Full time

2 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Equity
Bonus target
Benefits

Job summary

Google LLC in Sunnyvale, CA seeks a Senior Design Verification CAD Engineer to shape TPU technology and verify complex digital designs within AI/ML hardware acceleration.

You will lead and collaborate with a team of CAD/verification engineers, driving tool flows, DV methodology, and silicon design improvements across Google's TPU initiatives in a fast-paced environment.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Science Engineering, or equivalent practical experience.
  • 5 years of experience working with CAD.
  • Experience with SystemVerilog, hardware design, automation, design verification test.
  • Experience with developing tools in Python or C/C++.

Skills

CAD experience
SystemVerilog
Hardware design
Automation
Verification testing
Python
C/C++

Education

Bachelor's degree
Master's or PhD preferred

Job description

Share Senior Design Verification CAD Engineer, Silicon, Google

corporate_fare Google place Sunnyvale, CA, USA

X In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in Electrical Engineering, Computer Science Engineering, or equivalent practical experience.
  • 5 years of experience working with Computer-aided design (CAD).
  • Experience with SystemVerilog, hardware design, automation, design verification test.
  • Experience with developing tools in one or more programming languages such as Python or C/C++.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science or a related field.
  • Experience planning and deploying new tools and flows to users.
  • Knowledge of the chip design process for design and verification.
  • Ability to present and explain novel methods to users.
About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As a Senior Engineer within Google's Silicon team, you will help deliver products that have a substantive impact on the technical infrastructure that powers Google. You will provide leadership to a group of hardware engineers in a fluid environment with a focus on infrastructure for chip design. You will also lead the technical projects from the concept/planning stage through execution and closure. In this role, you will help your team deliver designs that work for the first time in a number of different application areas. Leveraging your technical and leadership expertise, you will lead the chip design process improvement projects in multiple areas of expertise.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving team behind Google's groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As a Senior Engineer within Google's Silicon team, you will help deliver products that have a substantive impact on the technical infrastructure that powers Google. You will provide leadership to a group of hardware engineers in a fluid environment with a focus on infrastructure for chip design. You will also lead the technical projects from the concept/planning stage through execution and closure. In this role, you will help your team deliver designs that work for the first time in a number of different application areas. Leveraging your technical and leadership expertise, you will lead the chip design process improvement projects in multiple areas of expertise.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving team behind Google's groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google .

  • Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.
  • Partner with Chip Project teams to influence and standardize methodology across functional areas and geography.
  • Perform or guide technical evaluations of tools for possible deployment.
  • Collaborate with teams across Google to identify and create opportunities for improved chip design across Google.
  • Participate in design reviews and track issue resolution and engage in technical and schedule trade-off discussions.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Verification CAD Engineer, Silicon, Google Cloud
Senior Design Verification CAD Engineer, Silicon, Google Cloud

Google • United States

On-site
USD 163,000 - 237,000
Senior CAD Engineer, RTL Design, Silicon, Google
Senior CAD Engineer, RTL Design, Silicon, Google

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Senior CAD Engineer, RTL Design, Silicon, Google Cloud
Senior CAD Engineer, RTL Design, Silicon, Google Cloud

Google • Town of Montana (WI)

On-site
USD 163,000 - 236,000
Senior Design Verification CAD Engineer, Silicon, Google
Senior Design Verification CAD Engineer, Silicon, Google

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target
Staff CAD Engineer, Silicon Design, Google Cloud
Staff CAD Engineer, Silicon Design, Google Cloud

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
20% bonus target
Equity
Benefits
Silicon Validation Engineer, Google Cloud
Silicon Validation Engineer, Google Cloud

Google LLC • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target (20%)
Benefits package
Staff CAD Engineer, Silicon Design Environment, Google Cloud
Staff CAD Engineer, Silicon Design Environment, Google Cloud

Google • Town of Montana (WI)

On-site
USD 192,000 - 278,000
Physical Design Lead, ASIC
Physical Design Lead, ASIC

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity grants