ASIC Design Verification Engineer, TPU Compute

Google Inc.

Sunnyvale (CA)

On-site

USD 138,000 - 198,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Bonus
Equity
Comprehensive benefits

Job summary

Google Inc. seeks an ASIC Design Verification Engineer in Sunnyvale, CA, to shape future AI/ML hardware acceleration. You will drive TPU technology for cutting-edge applications and be responsible for verifying complex digital designs.

Ideal candidates hold a Bachelor's degree in Electrical Engineering with 4+ years of design verification experience, particularly in SystemVerilog and UVM. This full-time role offers a competitive salary range of $138,000–$198,000 plus bonus and equity.

Qualifications

  • Bachelor's degree or equivalent practical experience required.
  • 4 years of experience with design verification.
  • Experience in SystemVerilog/UVM for ASICs.

Responsibilities

  • Plan the verification of complex digital design blocks.
  • Create constrained-random verification environment using SystemVerilog.
  • Identify and write coverage measures for verification.

Skills

Design verification
SystemVerilog
UVM
Problem-solving skills
Analytical skills
Communication skills

Education

Bachelor's degree in Electrical Engineering or related field
Master's degree or PhD in Electrical Engineering or Computer Science

Job description

Location: Sunnyvale, CA, USA

Apply

Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 4 years of experience with design verification.
  • Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.
Preferred qualifications
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 6 years of experience with industry standard tools, languages and methodologies relevant to the development of silicon-based ICs and chips.
  • Experience with three or more SoC projects/cycles.
  • Experience verifying compute IPs.
  • Strong problem‑solving, analytical, and communication skills, with the ability to work effectively in a team environment.
About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML‑driven systems.

As an ASIC Design Verification Engineer, you will be part of a team developing cutting‑edge ASICs used to accelerate computation in data centers. You will have dynamic, multi‑faceted responsibilities in areas such as project definition, design verification and silicon bring‑up. You will participate in the architecture, documentation, and verification of the next generation of data center accelerators.

Responsibilities
  • Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
  • Create a constrained‑random verification environment using SystemVerilog and Universal Verification Methodology (UVM).
  • Identify and write all types of coverage measures for stimulus and corner‑cases.
  • Debug tests with design engineers to deliver functionally correct design blocks.
  • Close coverage measures to identify verification holes and to show progress towards tape‑out.

The US base salary range for this full‑time position is $138,000‑$198,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job‑related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents‑to‑be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design Verification Engineer, TPU Cloud Compute
ASIC Design Verification Engineer, TPU Cloud Compute

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 198,000
15% bonus target
Equity
Comprehensive benefits
ASIC Design Verification Engineer, TPU Compute
ASIC Design Verification Engineer, TPU Compute

Google • Sunnyvale (CA)

On-site
USD 138,000 - 198,000
ASIC Design Verification Engineer, TPU
ASIC Design Verification Engineer, TPU

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 198,000
Bonus
Equity
Comprehensive benefits
ASIC Design Verification Engineer, TPU Cloud Compute
ASIC Design Verification Engineer, TPU Cloud Compute

Google • Sunnyvale (CA)

On-site
USD 138,000 - 198,000
ASIC Design Verification Engineer, Google Cloud
ASIC Design Verification Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 117,000 - 166,000
Senior ASIC Design Verification Engineer, Google Cloud
Senior ASIC Design Verification Engineer, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 156,000 - 229,000
ASIC Design Verification Engineer, AI and Infrastructure
ASIC Design Verification Engineer, AI and Infrastructure

Google • Sunnyvale (CA)

On-site
USD 132,000 - 189,000
ASIC Formal Verification Engineer, TPU Compute
ASIC Formal Verification Engineer, TPU Compute

Google Inc. • Sunnyvale (CA)

On-site
USD 156,000 - 229,000
Bonuses
Equity
Comprehensive benefits package
ASIC Design Verification Technical Lead, High-Speed DSP
ASIC Design Verification Technical Lead, High-Speed DSP

Google • Sunnyvale (CA)

Hybrid
USD 240,000 - 333,000
Senior ASIC Design Verification Engineer, Google Cloud
Senior ASIC Design Verification Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity compensation
Bonus target