ASIC Design Verification Engineer, TPU

Google Inc.

Sunnyvale (CA)

On-site

USD 138,000 - 198,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Bonus
Equity
Comprehensive benefits

Job summary

Google Inc. is seeking an ASIC Design Verification Engineer to drive TPU technology and shape the future of AI/ML hardware acceleration. You will work with a talented team to verify complex digital designs, improve verification environments, and collaborate with engineers. Ideal candidates will have a Bachelor's degree in a relevant field, at least 4 years of experience in design verification, and strong skills in SystemVerilog and problem-solving. The position offers a competitive salary and equity plus benefits.

Qualifications

  • 4 years of experience with design verification.
  • Experience with silicon design verification.
  • Excellent problem-solving and communication skills.

Responsibilities

  • Plan the verification of complex digital design blocks.
  • Create and enhance constrained-random verification environments using SystemVerilog.
  • Debug tests with design engineers to deliver functionally correct design blocks.

Skills

Design verification
SystemVerilog
Problem-solving skills
Communication skills
Scripting languages (Python or Perl)

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science
Master's degree or PhD in relevant fields

Tools

UVM
Formal verification tools

Job description

ASIC Design Verification Engineer, AI and Infrastructure
Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 4 years of experience with design verification.
  • Experience with SystemVerilog/Verilog.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 6 years of experience with silicon design verification.
  • Experience contributing across the entire design and verification life cycle.
  • Experience optimizing tools, flows, and methodologies to improve efficiency.
  • Experience with scripting languages (Python or Perl).

Excellent problem‑solving and communication skills.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML‑driven systems.

As an ASIC Design Verification Engineer, you will use design and verification expertise to verify complex digital designs. You will collaborate closely with design and verification engineers in active projects and perform direct verification. Using SystemVerilog coding and problem‑solving skills, you will build efficient and effective constrained‑random verification environments that exercise designs through their corner‑cases and expose all types of bugs. You will be responsible for the full lifecycle of verification, from verification planning to test execution, to collecting and closing coverage.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We’re the driving team behind Google’s groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world‑leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

The US base salary range for this full‑time position is $138,000‑$198,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job‑related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities
  • Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
  • Create and enhance constrained‑random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools.
  • Identify and write all types of coverage measures for stimulus and corner‑cases.
  • Debug tests with design engineers to deliver functionally correct design blocks.
  • Close coverage measures to identify verification holes and to show progress towards tape‑out.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents‑to‑be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google’s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design Verification Engineer, AI and Infrastructure
ASIC Design Verification Engineer, AI and Infrastructure

Google • Sunnyvale (CA)

On-site
USD 132,000 - 189,000
ASIC Design Verification Engineer, Google Cloud
ASIC Design Verification Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 117,000 - 166,000
Senior ASIC Design Verification Engineer, Cloud
Senior ASIC Design Verification Engineer, Cloud

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Bonus target
Equity
Benefits
Senior ASIC Design Verification Engineer, Google Cloud
Senior ASIC Design Verification Engineer, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 156,000 - 229,000
Senior ASIC Design Verification Engineer, Google Cloud
Senior ASIC Design Verification Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity compensation
Bonus target
Senior ASIC Design Verification Engineer, Cloud
Senior ASIC Design Verification Engineer, Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
ASIC Design Verification Engineer, Google Cloud
ASIC Design Verification Engineer, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 116,000 - 166,000
Equity options
15% bonus target
Comprehensive benefits
ASIC Formal Verification Engineer, TPU Compute
ASIC Formal Verification Engineer, TPU Compute

Google Inc. • Sunnyvale (CA)

On-site
USD 156,000 - 229,000
Bonuses
Equity
Comprehensive benefits package
ASIC Formal Verification Engineer, TPU Compute
ASIC Formal Verification Engineer, TPU Compute

Google • Sunnyvale (CA)

On-site
USD 163,000 - 237,000
ASIC Design Verification Technical Lead, High-Speed DSP
ASIC Design Verification Technical Lead, High-Speed DSP

Google • Sunnyvale (CA)

Hybrid
USD 240,000 - 333,000