ASIC Design Engineer — Pixel IP

Apple

Sunnyvale (CA)

On-site

USD 129,000 - 195,000

Full time

35 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical & Dental coverage
Employee stock purchase plan
Discretionary bonuses/relocation
Education reimbursement
Discounted products

Job summary

Apple, Inc. in Sunnyvale seeks an ASIC Design Engineer for the Pixel IP team to build high-performance, low-power pixel processing engines and support video/image processing from capture to display.

You will write RTL in Verilog/SystemVerilog, collaborate across architecture, design and verification, and optimize for timing, power and area while integrating with front-end processes.

Qualifications

  • Bachelor's degree in EE/CE.
  • Experience with RTL design using Verilog or SystemVerilog preferred.
  • Strong problem-solving with FSMs, pipelining and computer-architecture fundamentals.
  • Excellent collaboration and written/verbal communication skills.
  • Familiarity with AMBA protocols (AXI, AHB, APB) is a plus.
  • Scripting languages such as Python, Perl or TCL are beneficial.
  • Front-end implementation tasks like synthesis and timing/area/power analysis.

Responsibilities

  • Write high-quality RTL with embedded assertions and cover points.
  • Draft detailed micro-architectural specifications.
  • Collaborate across teams to maximize performance while minimizing power and area.
  • Synthesize designs and optimize for power, timing and area.
  • Work with verification and formal verification teams to debug and verify functionality.

Skills

Verilog/SystemVerilog
RTL design
Finite state machines
Pipelining
Parallelism
AXI/AMBA
Synthesis
Python/Perl/TCL
SystemC/C++
DSP concepts

Education

Bachelor's degree in EE/CE

Job description

Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices!In this highly visible role, you will be at the center of the Pixel IP design effort to capture and display beautiful images and video. You will collaborate with all disciplines, making a critical impact getting functional products to millions of customers quickly.

Description

As an ASIC Design Engineer in the Pixel IP design team, you will work closely with architecture, design, and verification teams to build high performance and low power pixel processing engines. Apply your knowledge of computer architecture and digital design to create digital signal processing pipelines for capturing, improving, compressing, decompressing, and displaying digital still images and video.

In this front-end design role, your tasks will include:

  • Perform digital hardware design by writing high-quality RTL, with embedded assertions and cover points.
  • Writing detailed micro-architectural specifications.
  • Collaborating with cross-functional teams to explore solutions that maximize performance while minimizing power and area.
  • Synthesizing your design and optimize for power, timing, and area.
  • Working closely with design verification and formal verification teams to debug and verify functionality and performance.
Minimum Qualifications
  • Bachelors Degree in EE/CE.
Preferred Qualifications
  • Knowledge of front-end ASIC RTL digital logic design using Verilog or System Verilog.
  • Strong problems-solving skills using finite state machines, pipelining, parallelism, and similar computer-architecture fundamentals.
  • Good collaboration skills with excellent written and verbal communication skills.
  • Prefer familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
  • Knowledge of front-end implementation tasks such as synthesis and timing/area/power analysis.
  • Prefer familiarity with relevant scripting languages (Python, Perl, TCL).
  • Familiarity with High-Level Synthesis and hardware design using SystemC/C++ languages is a plus.
  • Background in digital signal processing concepts is a plus.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $194,700, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Engineer — Pixel IP
ASIC Design Engineer — Pixel IP

Apple, Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 195,000
Apple Benefits
Relocation assistance
Employee Stock Purchase Plan
+2
ASIC Design Engineer - Pixel IP
ASIC Design Engineer - Pixel IP

Apple, Inc. • Sunnyvale (CA)

On-site
USD 152,000 - 172,000
Stock options
Employee stock purchase plan
Healthcare coverage
ASIC Design Engineer — IP Integration & Implementation
ASIC Design Engineer — IP Integration & Implementation

Apple Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
ASIC Design Engineer – Pixel IP Job ID- 894 Job ID- 3122
ASIC Design Engineer – Pixel IP Job ID- 894 Job ID- 3122

MaziCTools • United States

Remote
USD 176,000 - 312,000
Medical and dental coverage
Retirement benefits
Discounted Apple products
+2
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Cupertino (CA)

On-site
USD 126,800 - 190,900
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
Pixel IP DMA Design Engineer – High-Performance SoCs
Pixel IP DMA Design Engineer – High-Performance SoCs

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design Engineer - Pixel IP ANE
ASIC Design Engineer - Pixel IP ANE

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 278,000
Stock programs
RSU awards
Stock Purchase Plan
+5
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Comprehensive medical and dental
Retirement benefits
Discounted products and services
+2
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design Engineering Lead - SoC IP DMA
ASIC Design Engineering Lead - SoC IP DMA

Apple Inc. • Sunnyvale (CA)

Hybrid
USD 216,000 - 394,000
Medical & dental
Retirement benefits
Discounted products
+2