Architect- Subsystem

Conductor

Austin, Boston, San Francisco (TX, MA, CA)

Hybrid

USD 180,000 - 260,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Conductor is seeking architects to own key blocks on the A-0 and A-1 systems, taking ownership of an entire sub-block and guiding its integration into the broader chip.

Ideal candidates have hands-on experience delivering block architectures within a larger chip, with AI accelerator design and collaboration with microarchitects for implementation and verification.

Nice-to-have: experience with the physical design process, and multi-die or multi-package systems.

Qualifications

  • Own and deliver the architecture of a block within a larger chip/system.
  • Understand how the block fits into the whole system and interfaces with other blocks.
  • Experience with AI accelerators and verification-ready design.

Responsibilities

  • Own key blocks on the A-0 and A-1 systems and oversee their integration into the broader chip.
  • Collaborate with architecture leaders and microarchitects to ensure correct implementation and verification.

Skills

Block architecture ownership
AI accelerator design
Microarchitecture collaboration

Job description

We’re looking for architects to own key blocks on the A-0 and A-1 systems. This is a role with ownership of an entire sub-block, and you will need to understand how it fits into the entire system and work with other architects and architecture leaders to integrate it into the broader system.

Ideal Background:

  • Hands-on experience in owning and delivering the architecture of a block that was part of a larger chip/system.
  • Understanding and hands-on experience in the design of AI accelerators
  • Experience working with microarchitects in the implementation and verification of said block

Nice to Have:

  • Experience with the physical design process of the block you owned
  • Experience with large die area chips
  • Experience with multi-die and multi-package chips and systems
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead Block Architect for AI Accelerators
Lead Block Architect for AI Accelerators

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 180,000 - 260,000
Microarchitect
Microarchitect

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 180,000 - 240,000
Lead Microarchitecture Engineer for AI Chip Blocks
Lead Microarchitecture Engineer for AI Chip Blocks

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 180,000 - 240,000
Lead Architect
Lead Architect

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 230,000 - 360,000
SoC Architect
SoC Architect

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 180,000 - 280,000
Principal Architect - AI Workloads & Multicore Systems
Principal Architect - AI Workloads & Multicore Systems

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 230,000 - 360,000
Wafer Architect
Wafer Architect

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 180,000 - 260,000
ASIC Design Engineer - Multi-Die & AI Chips
ASIC Design Engineer - Multi-Die & AI Chips

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 130,000 - 210,000
ASIC Design Engineer
ASIC Design Engineer

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 130,000 - 210,000
Wafer Architect: AI Chip System Lead (Multi‑Die)
Wafer Architect: AI Chip System Lead (Multi‑Die)

Conductor • Austin (TX), Boston (MA), San Francisco (CA)

Hybrid
USD 180,000 - 260,000