Analog ASIC Architect for High-Volume Touch Silicon

Apple Inc.

Austin (TX)

On-site

USD 140,000 - 210,000

Full time

4 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Apple Inc. in Austin seeks an Analog ASIC Architect on the Touch Technology team to own the architecture of complex mixed-signal ASICs from concept to production.

You will translate requirements into rigorous designs, define AFE front-end architecture, and drive performance targets across high-volume silicon while collaborating across circuit, digital, software, and product teams. You will work to ensure best-in-class touch sensing experiences across Apple product lines, contributing to roadmap

Qualifications

  • BS and a minimum of 10 years relevant industry experience.
  • Experience in analog and mixed-signal ASIC architecture, including AFE design, ADC/DAC topologies, noise analysis, and signal chain optimization.

Responsibilities

  • Define and develop analog front-end (AFE) and mixed-signal ASIC architectures for high-performance, low-power touch sensing applications.
  • Author detailed micro-architecture specifications, performance analyses, and characterization plans for IC development.
  • Build high-level behavioral models to evaluate architectural trade-offs and validate system performance against product requirements.
  • Lead cross-disciplinary trade-off assessments spanning power, performance, area, and manufacturability across process corners.
  • Contribute technical expertise to strategic roadmap planning and technology investment decisions.
  • Partner with circuit design, digital architecture, software, and product teams to ensure seamless system integration.
  • Perform root cause analysis and drive resolution of silicon performance issues from bench characterization through mass production.
  • Minimal business travel as needed to support product development.

Skills

Analog & mixed-signal ASIC design
System-level design
Architectural trade-off analysis
Modeling & simulation (MATLAB/Phython)

Education

Bachelor’s degree in Electrical Engineering
MS or PhD in Electrical Engineering

Tools

MATLAB
Phython

Job description

Apple Inc. in Austin seeks an Analog ASIC Architect on the Touch Technology team to own the architecture of complex mixed-signal ASICs from concept to production.

You will translate requirements into rigorous designs, define AFE front-end architecture, and drive performance targets across high-volume silicon while collaborating across circuit, digital, software, and product teams. You will work to ensure best-in-class touch sensing experiences across Apple product lines, contributing to roadmap

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Analog ASIC Architect
Analog ASIC Architect

Apple Inc. • Austin (TX)

On-site
USD 140,000 - 210,000
Motion-Sensing Digital ASIC Architect
Motion-Sensing Digital ASIC Architect

Apple • Austin (TX)

On-site
USD 220,000 - 260,000
Digital Architect
Digital Architect

Apple • Austin (TX)

On-site
USD 171,600 - 302,200
Comprehensive medical and dental coverage
Retirement benefits
Stock purchase plan
+2
Senior Digital ASIC Architect – Motion Sensing
Senior Digital ASIC Architect – Motion Sensing

Apple Inc. • San Diego (CA), Northern (KY)

Hybrid
USD 175,000 - 309,000
Stock programs
RSU awards
Discounted products
+2
Sensor Silicon Analog Design Lead
Sensor Silicon Analog Design Lead

Apple Inc. • San Diego (CA)

On-site
USD 180,000 - 240,000
Senior SERDES Micro Architect — High-Speed Analog IP
Senior SERDES Micro Architect — High-Speed Analog IP

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Digital ASIC Architect
Digital ASIC Architect

Apple Inc. • San Diego (CA), Northern (KY)

Hybrid
USD 175,000 - 309,000
Stock programs
RSU awards
Discounted products
+2
Senior ASIC Design Engineer: RTL, IP & SoC Integration
Senior ASIC Design Engineer: RTL, IP & SoC Integration

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
Senior SerDes Micro Architect — High-Speed IP Innovator
Senior SerDes Micro Architect — High-Speed IP Innovator

Apple Inc. • Cupertino (CA)

On-site
USD 184,700 - 324,800
Employee stock programs
Discretionary bonuses or commissions
Relocation assistance
+2
Senior High-Speed Analog/RF IC Design Engineer
Senior High-Speed Analog/RF IC Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 140,000 - 190,000