Advanced Packaging Photolithography Development Engineer

Intel

Hillsboro (OR)

On-site

USD 134,000 - 189,000

Full time

6 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Intel in Hillsboro, Oregon is seeking a Lithography Process Development Engineer to advance lithography for backend and hybrid bonding in Advanced Packaging Technology Development. You will collaborate across process integration, equipment, metrology, and design teams to enable high interconnect density and yield.

Ideal candidates have hands-on lithography experience (i-line/KrF/ArF), photoresist processing, and expertise in overlay metrology, SPC/DOE, and APC.

Qualifications

  • Master's degree in a related field with 3+ years of relevant experience; PhD with 2+ years also qualifies.
  • Hands-on lithography process development with i-line, KrF, or ArF in a semiconductor fab.
  • Experience with photoresist coat/bake/develop, resist profile engineering, and process window characterization.
  • Strong understanding of optical lithography fundamentals and exposure latitude.
  • Proficiency in SPC and DOE principles.

Responsibilities

  • Qualify scanner/stepper platforms and Track system for backend and hybrid bonding lithography applications.
  • Develop, characterize, and optimize lithography processes for back-end applications (Cu damascene, dielectric vias/trenches).
  • Evaluate underlayer stacks to address topography challenges.
  • Develop overlay metrology and control strategies for advanced packaging nodes.
  • Implement APC including run-to-run and lot-to-lot overlay feedback loops.
  • Ensure lithography compatibility with upstream/downstream steps in fully integrated flows.
  • Support yield learning through defect analysis and corrective actions.

Skills

Lithography process development
Photoresist processing
DOE (Design of Experiments)
SPC (Statistical Process Control)
Overlay metrology
Problem solving

Education

Master's degree in Materials Science and Engineering, Mechanical Eng., Chemical Eng., Electrical Eng., Physics, or Chemistry
PhD in same fields

Tools

CDSEM
Scatterometry/OCD

Job description

We are seeking a highly skilled and motivated Lithography Process Development Engineer to join our Advanced Packaging Technology Development team. In this role, you will be driving lithography process development at the forefront of next-generation semiconductor packaging technology, including hybrid bonding applications. You will work in a dynamic, cross-functional environment collaborating with process integration, equipment, metrology, and design teams to enable industry-leading interconnect density and yield.

Key Responsibilities
  • Qualify scanner/stepper platforms and Track system for backend and hybrid bonding lithography applications
  • Develop, characterize, and optimize photolithography processes for back-end applications, including Cu damascene pad patterning, dielectric via and trench lithography, bonding interface layer patterning, and alignment mark / overlay target design and optimization
  • Evaluate and implement underlayer stacks to address topography challenges inherent in far backend and packaging substrates
  • Develop and optimize overlay metrology and control strategies critical for advanced packaging nodes
  • Implement advanced process control (APC) including run-to-run (R2R) and lot-to-lot overlay feedback/feedforward control loops
  • Work closely with integration and other modules to develop fully integrated process flows, ensuring lithography compatibility with upstream and downstream process steps
  • Support yield learning by performing systematic defect analysis, root cause investigation, and implementing corrective actions for lithography-related yield detractors
  • Contribute to technology roadmap planning for next-generation node and engage with equipment and material suppliers to evaluate next-generation tools and materials
Minimum Qualifications

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

  • Master's degree in Materials Science and Engineering, Mechanical Engineering, Chemical Engineering, Electrical Engineering, Physics, Chemistry, or related fields with 3+ years of relevant experience
  • PhD degree in the same fields with 2+ years of relevant experience

Experience listed above should be a combination of the following:

  • Hands-on lithography process development experience with i-line, KrF or ArF lithography process development in a semiconductor fab
  • Hands-on experience with photoresist process development, including coat/bake/develop optimization, resist profile engineering, and process window characterization
  • Strong understanding of optical lithography fundamentals: aerial image formation, resist chemistry, focus-exposure matrix (FEM), depth of focus (DOF), and exposure latitude (EL)
  • Proficiency in Statistical Process Control (SPC) and Design of Experiments (DOE) principles.
Preferred Qualifications
  • Strong analytical and problem-solving skills with ability to perform systematic root cause analysis on complex, multi-variable process issues
  • Experience with packaging processes, equipment automation development, or project management in technology development.
  • Experience in advanced packaging lithography environments (Foveros, Foveros Direct, fan-out WLP, 2.5D/3D IC, CoWoS, SoIC, or equivalent)
  • Experience with overlay metrology and control, and familiarity with CDSEM and OCD/scatterometry for process monitoring and control
Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location

US, Oregon, Hillsboro

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .

Annual Salary Range for jobs which could be performed in the US: $133,800.00-188,890.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional fact

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Advanced Packaging Lithography Development Manager
Advanced Packaging Lithography Development Manager

Intel Corporation • Hillsboro (OR)

On-site
USD 156,000 - 298,000
Advanced Packaging Lithography Development Manager
Advanced Packaging Lithography Development Manager

Intel • Hillsboro (OR)

On-site
USD 155,000 - 299,000
Staff Engineer, APTD Photolithography
Staff Engineer, APTD Photolithography

Micron Technology, Inc • Boise (ID)

On-site
USD 80,000 - 110,000
Medical, dental, and vision plans
Income protection benefits
Paid family leave
+1
Packaging Lithography Engineer - Advanced Hybrid Bonding
Packaging Lithography Engineer - Advanced Hybrid Bonding

Intel • Hillsboro (OR)

On-site
USD 134,000 - 189,000
Intel Foundry Process Development Engineer
Intel Foundry Process Development Engineer

Intel • Hillsboro (OR)

Hybrid
USD 115,000 - 189,000
Health insurance
Stock bonuses
Retirement plan
Staff Engineer, APTD Photolithography
Staff Engineer, APTD Photolithography

Micron Technology • Boise (ID)

On-site
USD 85,000 - 115,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Staff Engineer, APTD Photolithography
Staff Engineer, APTD Photolithography

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 80,000 - 110,000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program
Process Engineer II - Office of the CTO
Process Engineer II - Office of the CTO

Applied Materials • Santa Clara (CA)

On-site
USD 100,000 - 137,000
Comprehensive benefits package
Participation in bonus and stock award program
Advanced Packaging Dry Etch Module Development Engineer
Advanced Packaging Dry Etch Module Development Engineer

Intel • Hillsboro (OR)

On-site
USD 133,000 - 256,000
Photolithography Process Engineer
Photolithography Process Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 109,000 - 176,000
Discretionary annual bonus
Equity awards