Senior Design Verification Engineer

UST

Singapore

On-site

SGD 70,000 - 120,000

Full time

10 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

UST in Singapore is seeking a verification engineer to apply UVM, SystemVerilog, Verilog and SVA in challenging tasks. You will develop and implement state-of-the-art verification methodologies including co-simulation, system emulation, and mixed-mode simulation.

The role requires a Masters or Bachelors in Electrical or Computer Engineering and at least 3 years of relevant experience; proficient in Ethernet and familiar with SPI, UART, and I2C protocols; collaborate effectively to deliver

Qualifications

  • Masters or Bachelors in Electrical or Computer Engineering.
  • Minimum 3 years of relevant verification experience.
  • Proficient in UVM, SystemVerilog, Verilog, Ethernet; familiarity with SPI/UART/I2C preferred.

Responsibilities

  • Apply UVM, SystemVerilog, Verilog and SVA in verification tasks.
  • Develop and implement verification methodologies including co-simulation and emulation.
  • Collaborate within a team to deliver high-quality verification deliverables.

Skills

UVM
SystemVerilog
Verilog
Ethernet
C/C++

Education

Bachelor's or Master's in Electrical Engineering or Computer Engineering

Tools

Palladium Z1
HAPS
Zebu platforms
co-simulation
system emulation
mixed-mode simulation/emulation

Job description

  • Apply UVM (Universal Verification Methodology), SystemVerilog, Verilog, and SVA (SystemVerilog Assertions) languages in verification tasks
  • Develop and implement state-of-the-art verification methodologies, including UVM, C/C++, co-simulation, system emulation, and mixed-mode simulation/emulation
  • Contribute to projects requiring advanced verification tools such as Palladium Z1, HAPS, and Zebu platforms
  • Collaborate effectively within a team, ensuring high-quality deliverables
Job Requirements:
  • Possesses a Masters or Bachelors degree in Electrical Engineering or Computer Engineering
  • At least 3 years of relevant experience
  • Proficient in UVM, SystemVerilog, Verilog, Ethernet
  • Strong knowledge in protocols such as SPI, UART, and I2C
  • Excellent team player with strong communication skills.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Verification Engineer: UVM & SystemVerilog Expert
Senior Verification Engineer: UVM & SystemVerilog Expert

UST • Singapore

On-site
SGD 70,000 - 120,000
(Sr./Staff) Design Verification Engineer
(Sr./Staff) Design Verification Engineer

OmniVision Technologies Singapore Pte. Ltd. • Singapore

On-site
SGD 90,000 - 150,000
Design Verification Manager
Design Verification Manager

OMNIVISION • Singapore

On-site
SGD 100,000 - 130,000
Design Verification Engineer
Design Verification Engineer

Realtek Singapore Private Limited • Singapore

On-site
SGD 90,000 - 130,000
(Staff/Sr. Staff) Digital Design Verification Engineer
(Staff/Sr. Staff) Digital Design Verification Engineer

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. • Singapore

On-site
SGD 70,000 - 90,000
Semi-Conductor Senior Design Verification Engineer
Semi-Conductor Senior Design Verification Engineer

REALTEK SINGAPORE PRIVATE LIMITED • Singapore

On-site
SGD 60,000 - 90,000
SoC Verification Engineer
SoC Verification Engineer

RICORE TECHNOLOGY PTE. LTD. • Singapore

On-site
SGD 120,000 - 160,000
Design Verification Manager
Design Verification Manager

OmniVision Technologies Singapore Pte. Ltd. • Singapore

On-site
SGD 90,000 - 120,000
ASIC Verification Engineer
ASIC Verification Engineer

Uni Connect • Singapore

On-site
SGD 80,000 - 120,000
Design Verification Engineer (Internship)
Design Verification Engineer (Internship)

OMNIVISION • Singapore

On-site
SGD 60,000 - 120,000