Senior Design Engineer — SoC RTL & Verification

Silicon Labs GmbH

Singapore

On-site

SGD 90,000 - 130,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Silicon Labs in Singapore is seeking a Senior Design Engineer to drive block architecture and the design of digital circuits for next-generation SoCs. You will implement RTL code and integrate digital blocks into the SoC, verify using directed, random, and assertion-based methods, and develop embedded firmware to support validation.

The role also covers documentation and the creation of reference manuals and datasheet material while collaborating with cross-functional teams globally.

Qualifications

  • Block architecture and design of digital circuits
  • RTL coding to implement designs
  • SoC integration and infrastructure verification
  • Develop embedded firmware to verify SoC integration and validation
  • Documentation reviews and datasheet material

Responsibilities

  • Detailed block architecture/design of digital circuits
  • In-depth understanding of block requirements, system needs, and interfaces
  • Determine appropriate design approach and partitioning
  • Implement design through RTL coding, adhering to quality guidelines
  • SoC Integration: integration of digital blocks/IP into the SoC infrastructure, development of SoC infrastructure (bus matrix, memory interfaces, clocking, power management, reset)
  • Verification: block-level verification to validate block performance using directed, random, and assertion-based methods
  • Verification of mixed-signal and RF IP integration, cosimulation
  • Develop embedded firmware to verify SoC Integration and Validation
  • Documentation: reviews and release of requirements, architecture, design, and verification documents
  • Develop customer facing reference manuals and datasheet material

Job description

Silicon Labs in Singapore is seeking a Senior Design Engineer to drive block architecture and the design of digital circuits for next-generation SoCs. You will implement RTL code and integrate digital blocks into the SoC, verify using directed, random, and assertion-based methods, and develop embedded firmware to support validation.

The role also covers documentation and the creation of reference manuals and datasheet material while collaborating with cross-functional teams globally.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Engineer: SoC RTL & Block Integration
Senior Design Engineer: SoC RTL & Block Integration

Silicon Laboratories International Pte Ltd • Singapore

On-site
SGD 90,000 - 140,000
Senior SoC Design Engineer - Digital Blocks & RF
Senior SoC Design Engineer - Digital Blocks & RF

Silicon Labs Intl • Singapore

On-site
SGD 90,000 - 120,000
Senior Design Engineer
Senior Design Engineer

Silicon Labs GmbH • Singapore

On-site
SGD 90,000 - 130,000
SoC Verification Engineer - Hybrid, Embedded & AI/ML
SoC Verification Engineer - Hybrid, Embedded & AI/ML

Silicon Labs Careers • Singapore

Hybrid
SGD 40,000 - 65,000
IoT SoC Verification Engineer – Hybrid Role
IoT SoC Verification Engineer – Hybrid Role

Silicon Labs Intl • Singapore

Hybrid
SGD 54,000 - 78,000
Medical and dental insurance
Bi yearly health screening
Office above Tai Seng MRT
Senior ASIC Verification Engineer — SoC & IP Blocks
Senior ASIC Verification Engineer — SoC & IP Blocks

REALTEK SINGAPORE PRIVATE LIMITED • Singapore

On-site
SGD 60,000 - 90,000
SoC Front-End Engineer (Junior–Principal) | RTL & Architecture
SoC Front-End Engineer (Junior–Principal) | RTL & Architecture

manpower staffing services (singapore) pte ltd • Singapore

On-site
SGD 70,000 - 110,000
Hybrid SoC Verification Engineer II (SystemVerilog/UVM)
Hybrid SoC Verification Engineer II (SystemVerilog/UVM)

Silicon Labs Careers • Singapore

On-site
SGD 100,000 - 150,000
Medical and dental insurance coverage
Bi yearly health screening
Office located near Tai Seng MRT
Senior Digital IC Design Engineer: RTL to Tapeout
Senior Digital IC Design Engineer: RTL to Tapeout

IC Resources • Singapore

On-site
SGD 110,000 - 150,000
Entry-Level Embedded IoT Verification Engineer
Entry-Level Embedded IoT Verification Engineer

Silicon Labs • Singapore

On-site
SGD 42,000 - 66,000
Medical and dental insurance
Bi yearly health screening
Office located above Tai Seng MRT