Analog Mixed-Signal IC Design Engineer

Brightecs Innovation Pte Ltd

Singapore

On-site

SGD 120,000 - 180,000

Full time

6 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Brightecs Innovation Pte. Ltd. (BIP) in Singapore seeks an experienced analog/mixed-signal design engineer to lead high-speed SAR ADC development for RF transceivers and data converters.

You will optimize critical blocks, model parasitics, and collaborate with layout and systems teams to ensure silicon performance and reliability. The role requires 8+ years in semiconductor design, strong EDA skills, and a deep grasp of ADC fundamentals.

Qualifications

  • With more than 8 years relevant experience in similar field in semiconductor industry.
  • Proficiency in EDA tools: Cadence Virtuoso, Spectre, HSPICE, MATLAB/Python for modeling.
  • Deep understanding of ADC fundamentals: sampling theory, quantization noise, metastability.
  • Experience with high-speed challenges: clock distribution, comparator offset cancellation, charge injection.
  • Familiarity with mixed-signal verification (AMS, Verilog-A).

Responsibilities

  • Design high-speed (>100MS/s) SAR ADCs for applications like 5G, radar, and data converters.
  • Optimize critical blocks: capacitor DAC arrays, high-speed comparators, bootstrapped switches, and digital control logic.
  • Achieve target specifications: ENOB, SFDR, and power efficiency (FOM < 10 fJ/step).
  • Mitigate nonlinearity via capacitor matching techniques (common-centroid, dummy units).
  • Reduce kickback noise, clock jitter, and metastability in comparators.
  • Develop calibration algorithms (e.g., background LMS for capacitor mismatch).
  • Model parasitics, device mismatch, and PVT variations; collaborate with layout teams.
  • Develop test plans for lab characterization; post-silicon validation; support ATE programs.

Skills

High-speed ADC design
Noise & jitter handling
AMS/Verilog-A modeling

Tools

Cadence Virtuoso
Spectre
HSPICE
MATLAB/Python

Job description

  • Design high-speed (>100MS/s) Successive Approximation Register (SAR) ADCs for applications like 5G, radar, and data converters.
  • Optimize critical blocks: capacitor DAC arrays, high-speed comparators, bootstrapped switches, and digital control logic.
  • Achieve target specifications: ENOB (Effective Number of Bits), SFDR (Spurious-Free Dynamic Range), power efficiency (FOM < 10 fJ/step).
Performance Optimization.
  • Mitigate nonlinearity via capacitor matching techniques (common-centroid, dummy units).
  • Reduce kickback noise, clock jitter, and metastability in comparators.
  • Develop calibration algorithms (e.g., background LMS for capacitor mismatch).
Process & Technology Integration.
  • Model parasitics, device mismatch, and PVT (Process-Voltage-Temperature) variations.
  • Collaborate with layout teams on matched routing, shielding, and EM/IR reliability.
Validation & Testing.
  • Develop test plans for lab characterization (e.g., using high-speed oscilloscopes, BERTs).
  • Perform post-silicon validation: INL/DNL, dynamic performance, jitter tolerance.
  • Support ATE (Automated Test Equipment) program development for production.
Cross-Functional Collaboration.
  • Work with systems team on ADC integration (e.g., in RF transceivers or SoCs).
  • Document design specs, simulation reports, and silicon performance.
Required Qualifications:

1. With more than 8 years relevant experience in similar filed in semiconductor industry.

2. Technical Skills:
  • Proficiency in EDA tools: Cadence Virtuoso, Spectre, HSPICE, MATLAB/Python for modeling.
  • Deep understanding of ADC fundamentals: sampling theory, quantization noise, metastability.
  • Experience with high-speed challenges: clock distribution, comparator offset cancellation, charge injection.
  • Familiarity with mixed-signal verification (AMS, Verilog-A).
3. Preferred Expertise:
  • Tape-out experience with SAR ADCs >500MS/s (e.g., 8–12 bits).
  • Knowledge of hybrid architectures (e.g., SAR-assisted pipelined, time-interleaved SAR).
  • Scripting for automation (Python, Tcl).
About Us

Brightecs Innovation Pte. Ltd. (BIP) is a private limited company incorporated in Singapore, founded in September 2025. As a newly established, technology-oriented startup, our core business is currently focused on silicon IP for intelligent computing.

At the core of our operations is our R&D center, Superam Academy of Semiconductor Research (Superam), a fabless chip research institution also based in Singapore. It specializes in high-end semiconductor IP services, offering diverse IP solutions and standard cell libraries for advanced CMOS technologies by employing Design-Technology-Co-Optimization (DTCO) technology. we enable our customers to achieve full optimization of Power, Performance, and Area (PPA) when designing on foundries' unique processes.

As our business continues to grow, BIP is committed to expanding its capabilities and scope into broader areas of technology innovation. We invite talented professionals to join us on this exciting journey. For more company information, please visit www.bipsuperam.com.

Why Join BIP

At BIP, you will be a founding contributor to something extraordinary. We are a young, passionate team driven by curiosity and a shared ambition to push the boundaries of technology. Here, your ideas matter, your contributions are visible, and your growth is limited only by your ambition. As we expand into new frontiers, we invite you to grow with us, take on challenges that inspire you, and help shape the future from day one.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior PHY Design Engineer
Senior PHY Design Engineer

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 120,000 - 160,000
Staff Analog Mixed-Signal Circuit Design Engineer
Staff Analog Mixed-Signal Circuit Design Engineer

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 120,000 - 160,000
CPU Design Engineer (Design & RTL Integration)
CPU Design Engineer (Design & RTL Integration)

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 120,000 - 180,000
Senior/Principal Analog and Mixed Signal Circuit Designer for NAND Flash
Senior/Principal Analog and Mixed Signal Circuit Designer for NAND Flash

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 150,000 - 190,000
Senior/Principal SRAM Design Engineer
Senior/Principal SRAM Design Engineer

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 90,000 - 150,000
Senior/Principal Digital Logic Circuits Engineer for NAND Flash
Senior/Principal Digital Logic Circuits Engineer for NAND Flash

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 120,000 - 180,000
Principal Researcher for Novel DRAM
Principal Researcher for Novel DRAM

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 180,000 - 240,000
Senior/Principal Process Integration Engineer for NAND Flash
Senior/Principal Process Integration Engineer for NAND Flash

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 140,000 - 210,000
Senior/Principal DTCO Logic Designer for Standard Cell
Senior/Principal DTCO Logic Designer for Standard Cell

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 120,000 - 150,000
Senior High-Speed SAR ADC IC Design Engineer
Senior High-Speed SAR ADC IC Design Engineer

Brightecs Innovation Pte Ltd • Singapore

On-site
SGD 120,000 - 180,000