Senior SerDes DSP Architect: FPGA Prototyping & SoC IP

Mulya Technologies

Lisboa

Presencial

EUR 70 000 - 90 000

Tempo integral

14 dias+

Recebe mais respostas dos empregadores

Envia um currículo específico para a oferta em poucos minutos.

Resumo da oferta

Mulya Technologies is seeking a highly skilled DSP Architect with over 10 years of experience in DSP algorithms for SerDes. The position involves developing and optimizing DSP algorithms for high-speed serial links such as Ethernet, PCIe, and UCIe.

The ideal candidate will have a strong background in FPGA prototyping, silicon bring-up, and a degree in Electrical/Electronics Engineering. This role offers the opportunity to work on cutting-edge technology in a dynamic environment.

Qualificações

  • 10+ years in DSP algorithm development for SerDes PHYs.
  • Strong background in DSP algorithms and FPGA prototyping.
  • Education in Electrical/Electronics Engineering with a specialization in Signal processing.

Responsabilidades

  • Develop and optimize DSP algorithms for SerDes PHYs (Ethernet/PCIe/UCIe).
  • Prototype DSP blocks on FPGA platforms for pre-silicon validation.
  • Perform lab debug and silicon characterization of high-speed links.
  • Collaborate with analog/mixed-signal teams on CDR, PLL/DLL, equalization schemes.
  • Document workflows and support IP integration into customer SoCs.

Conhecimentos

DSP Algorithms for SerDes
Equalization (FFE/DFE), echo cancellation, adaptive filtering, CDR loops
Ethernet, PCIe, UCIe high-speed serial links
Channel modelling, jitter/noise analysis, BER optimization
RTL design and verification
FPGA prototyping
Silicon bring-up, validation, correlation with simulation models
Analytical problem-solving
Cross-functional collaboration
Clear technical communication

Formação académica

B.E./M.Tech in Electrical/Electronics Engineering

Ferramentas

MATLAB
Python
FPGA toolchains
Cadence digital tools
Xilinx Vivado
Intel Quartus

Descrição da oferta de emprego

Mulya Technologies is seeking a highly skilled DSP Architect with over 10 years of experience in DSP algorithms for SerDes. The position involves developing and optimizing DSP algorithms for high-speed serial links such as Ethernet, PCIe, and UCIe.

The ideal candidate will have a strong background in FPGA prototyping, silicon bring-up, and a degree in Electrical/Electronics Engineering. This role offers the opportunity to work on cutting-edge technology in a dynamic environment.

Obtém a tua avaliação gratuita e confidencial do currículo.
ou arrasta e larga o ficheiro aqui.
Similar jobs

Ofertas semelhantes que vale a pena comparar

DSP Architect
DSP Architect

Mulya Technologies • Lisboa

Presencial
EUR 70 000 - 90 000
Senior SerDes Analog Design
Senior SerDes Analog Design

Omni Design Technologies, Inc. • Lisboa

Presencial
EUR 60 000 - 80 000
Senior FPGA Engineer – VDES & SDR DSP Architect
Senior FPGA Engineer – VDES & SDR DSP Architect

LusoSpace Lda • Porto

Presencial
EUR 40 000 - 60 000
FPGA Engineer – radio VDES
FPGA Engineer – radio VDES

LusoSpace Lda • Porto

Presencial
EUR 40 000 - 60 000
FPGA Optical Link Engineer - High-Speed DSP & Control
FPGA Optical Link Engineer - High-Speed DSP & Control

LusoSpace Lda • Porto

Presencial
EUR 35 000 - 55 000
FPGA Engineer – Optical Link
FPGA Engineer – Optical Link

LusoSpace Lda • Porto

Presencial
EUR 35 000 - 55 000
Analog Design, Sr Staff Engineer
Analog Design, Sr Staff Engineer

Synopsys Inc • Porto Salvo

Presencial
EUR 60 000 - 80 000
Comprehensive health benefits
Wellness programs
Financial benefits
Senior Analog Design Lead for High-Speed SerDes
Senior Analog Design Lead for High-Speed SerDes

Synopsys Inc • Porto Salvo

Presencial
EUR 60 000 - 80 000
Comprehensive health benefits
Wellness programs
Financial benefits
Senior RTL Engineer – Hybrid SoC Design & Tape-out
Senior RTL Engineer – Hybrid SoC Design & Tape-out

Capgemini Engineering • Fundão

Híbrido
EUR 55 000 - 75 000
Hybrid work
Health and life insurance
Referral program with bonuses
+3
Senior RTL Engineer – SoC Design for Performance
Senior RTL Engineer – SoC Design for Performance

Capgemini Engineering • Porto

Híbrido
EUR 70 000 - 110 000
Hybrid work
Health and life insurance
Referral program with bonuses
+1