Staff Applications Engineer – DFT & AI-Driven Testing

Synopsys, Inc.

Polska

Hybrid

PLN 180,000 - 280,000

Full time

6 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Annual bonus
Equity
Health benefits

Job summary

Synopsys, Inc. is seeking an experienced DFT/IC design specialist in Poland to drive test solutions for RTL planning, ATPG, and MBIST.

You will implement and validate advanced DFT techniques while collaborating with customers to integrate and bring up silicon designs with state-of-the-art agentic AI workflows. Applicants should have a strong background in electrical or computer engineering, with experience in test methodologies and pattern generation, and a proactive approach to solving complex

Qualifications

  • BSc with 7+ years or MSc with 5+ years in Electrical or Computer Engineering.
  • Experience with RTL coding, DFT insertion, scan synthesis, ATPG, and MBIST architecture planning.
  • Strong pattern generation and silicon bring-up knowledge.
  • Familiarity with protocols like 1149.x, 1500, and 1687.

Responsibilities

  • Provide expert test solutions during design planning, budgeting and implementation.
  • Design rules checking for DFT during RTL coding stages.
  • Implement and validate DFT techniques such as scan compression, core wrapping, and BIST.
  • Generate and validate ATPG patterns, including advanced fault models.
  • Participate in customer design and flow reviews to ensure seamless integration.
  • Analyze and debug diagnostics to resolve issues efficiently.
  • Support tape-out readiness by delivering high-quality test logic and test patterns.
  • Deploy agentic AI flows for DFT — scan insertion, ATPG setup, DRC triage, and diagnostics — at customer sites.

Skills

RTL coding
DFT insertion
ATPG MBIST
Customer engagement
LLM tooling
Verilog/VHDL

Education

BSc or MSc in EE/CE

Tools

MBIST tools
RTL simulation tools

Job description

Synopsys, Inc. is seeking an experienced DFT/IC design specialist in Poland to drive test solutions for RTL planning, ATPG, and MBIST.

You will implement and validate advanced DFT techniques while collaborating with customers to integrate and bring up silicon designs with state-of-the-art agentic AI workflows. Applicants should have a strong background in electrical or computer engineering, with experience in test methodologies and pattern generation, and a proactive approach to solving complex

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Applications Engineer - DFT & AI-Driven Test Solutions
Staff Applications Engineer - DFT & AI-Driven Test Solutions

Synopsys Inc • Warszawa

On-site
PLN 300,000 - 420,000
Applications Engineering, Staff Engineer
Applications Engineering, Staff Engineer

Synopsys, Inc. • Polska

Hybrid
PLN 180,000 - 280,000
Annual bonus
Equity
Health benefits
DFT Lead, Semiconductors — Test & IC Reliability
DFT Lead, Semiconductors — Test & IC Reliability

Capgemini Engineering • Katowice

Hybrid
PLN 120,000 - 180,000
Medical care
Private insurance
Sports card
+4
Applications Engineering, Staff Engineer
Applications Engineering, Staff Engineer

Synopsys Inc • Warszawa

On-site
PLN 300,000 - 420,000
DFT Lead (Semiconductors)
DFT Lead (Semiconductors)

Capgemini Engineering • Katowice

Hybrid
PLN 120,000 - 180,000
Medical care
Private insurance
Sports card
+4
ASIC/FPGA Design Engineer – Poland
ASIC/FPGA Design Engineer – Poland

Eltronic A/S • Katowice

Hybrid
PLN 48,000 - 68,000
Senior ASIC/FPGA Design Engineer – Hybrid & Impactful IP
Senior ASIC/FPGA Design Engineer – Hybrid & Impactful IP

Eltronic A/S • Katowice

Hybrid
PLN 180,000 - 260,000
Hybrid working some days a week
Flat organizational structure
International and flexible environment
Senior ASIC/FPGA Design Engineer – Poland
Senior ASIC/FPGA Design Engineer – Poland

Eltronic A/S • Katowice

Hybrid
PLN 180,000 - 260,000
Hybrid working some days a week
Flat organizational structure
International and flexible environment
Software Engineer (chip design tools)
Software Engineer (chip design tools)

Antmicro AB • Wrocław

On-site
PLN 171,379 - 257,069
Senior App Engineer - Emulation Prototyping (Hybrid)
Senior App Engineer - Emulation Prototyping (Hybrid)

Cadence • Katowice

Hybrid
PLN 212,314 - 297,239
Competitive salary package
Continuous professional development
Employee Stock Purchase Plan
+4