Get more replies from employers
Send a job-specific resume in minutes.
Chip Interfaces in Katowice, Poland, is seeking an entry-level ASIC/FPGA Design Engineer to contribute to RTL design and IP development.
You will learn from experienced engineers and work on Verilog/SystemVerilog, supporting design, verification, and customer integration across AI, data centers, space, aerospace and defence projects.
ASIC/FPGA Design Engineer – Poland. Develop advanced IP for tomorrow’s microchips Katowice Created: 08/07/2026. Applications will be screened regularly.
As part of our continued growth, we are looking for a motivated ASIC/FPGA Design Engineer to join our team in Katowice, Poland.
This is an exciting opportunity for an early-career engineer with an interest in RTL design and semiconductor development to contribute to next-generation Intellectual Property (IP) solutions for applications in AI, datacentre’s, space, aerospace & defence, and telecom/radio access networks.
If you are passionate about digital design, eager to learn, and want to work with advanced technologies in a supportive international environment, we would love to hear from you.
We are expanding our Katowice office to support the development of new and existing IP solutions. As a ASIC/FPGA Design Engineer, you will support the design, implementation, and customization of IPs while working closely with experienced colleagues across the organization.
You will have the opportunity to learn from skilled engineers, contribute to real development projects, and gain hands‑on experience in semiconductor IP design and customer support.
Support the development of design specifications for new products.
Implement design and perform basic verification of designs in Verilog/SystemVerilog.
Assist in preparing user manuals and other technical documentation.
Work with the verification team to help ensure product quality and reliability.
Support customers with product integration and usage when needed.
Collaborate with colleagues to ensure alignment with ongoing development projects.
Some experience with VHDL, Verilog, or SystemVerilog through studies, internships, projects, or work experience.
Basic understanding of the ASIC/FPGA development flow.
Bachelor’s or Master’s degree in Engineering, Electronics, Computer Engineering, or a related field.
A structured and detail‑oriented way of working.
Strong willingness to learn and develop within digital design and semiconductor technologies.
A proactive and solution‑oriented mindset.
Good written and spoken English skills.
Joining Chip Interfaces means becoming part of a company working on technologies that enable tomorrow’s innovations across multiple high‑impact industries. This role offers an excellent opportunity to build your career in a fast‑moving and technically advanced environment.
We offer:
A challenging and rewarding entry‑level role with strong learning opportunities.
A flexible and international work environment, where hybrid working some days, a week is possible.
A flat organizational structure with short decision‑making paths and room for initiative and creativity.
A highly skilled, supportive, and passionate engineering team where knowledge sharing is natural part of the daily work.
Chip Interfaces is a leading global provider of semiconductor IP cores. These IP cores are critical building blocks in chip design and require deep technical expertise to develop. We have experienced significant growth and continue to pursue ambitious expansion plans.
We are committed to advancing new technologies that enable the next generation of innovation. Through strong university collaborations, strategic partnerships, and industry relationships, we ensure our competitiveness and continuously develop new solutions. We value teamwork, accountability, and delivering on our promises.
We look forward to hearing from you.
For further information please contact Principal Engineer, Szymon Grzybek at M: +48695524558