Staff Applications Engineer - DFT & AI-Driven Test Solutions

Synopsys Inc

Warszawa

On-site

PLN 300,000 - 420,000

Full time

2 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Synopsys Inc in Warsaw invites an experienced DFT engineer to join our Test Applications Engineering team. You will design, validate, and optimize advanced test solutions for digital IC designs, collaborating with customers to deliver robust test flows and bring-up strategies.

We expect a strong background in RTL coding, DFT insertion, ATPG, MBIST architecture, and familiarity with agentic AI-driven tooling.

Qualifications

  • Experience in RTL coding, DFT insertion, scan synthesis, ATPG, and MBIST architecture planning.
  • Strong pattern generation and silicon bring-up knowledge.
  • Fluent in communicating complex technical concepts to customers.

Responsibilities

  • Provide expertise for test solutions during design planning, budgeting, and implementation.
  • Design rules checking for test methodologies during RTL coding stages.
  • Implement and validate DFT techniques such as scan compression, core wrapping, and BIST.
  • Generate and validate ATPG patterns with advanced fault models.
  • Participate in customer design and flow reviews for seamless integration.
  • Analyze and debug diagnostics to resolve issues efficiently.
  • Support tape-out readiness with high-quality test logic and patterns.
  • Deploy agentic AI flows for DFT at customer sites and feed findings to product roadmap.

Skills

DFT methodologies
Digital IC design
RTL coding
ATPG
MBIST architecture

Education

BSc in Electrical Engineering
MSc in Electrical Engineering

Tools

MBIST tooling
ATPG patterns
LLM-assisted tooling

Job description

Synopsys Inc in Warsaw invites an experienced DFT engineer to join our Test Applications Engineering team. You will design, validate, and optimize advanced test solutions for digital IC designs, collaborating with customers to deliver robust test flows and bring-up strategies.

We expect a strong background in RTL coding, DFT insertion, ATPG, MBIST architecture, and familiarity with agentic AI-driven tooling.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Applications Engineer – DFT & AI-Driven Testing
Staff Applications Engineer – DFT & AI-Driven Testing

Synopsys, Inc. • Polska

Hybrid
PLN 180,000 - 280,000
Annual bonus
Equity
Health benefits
Applications Engineering, Staff Engineer
Applications Engineering, Staff Engineer

Synopsys Inc • Warszawa

On-site
PLN 300,000 - 420,000
Applications Engineering, Staff Engineer
Applications Engineering, Staff Engineer

Synopsys, Inc. • Polska

Hybrid
PLN 180,000 - 280,000
Annual bonus
Equity
Health benefits
DFT Lead, Semiconductors — Test & IC Reliability
DFT Lead, Semiconductors — Test & IC Reliability

Capgemini Engineering • Katowice

Hybrid
PLN 120,000 - 180,000
Medical care
Private insurance
Sports card
+4
DFT Lead (Semiconductors)
DFT Lead (Semiconductors)

Capgemini Engineering • Katowice

Hybrid
PLN 120,000 - 180,000
Medical care
Private insurance
Sports card
+4
Senior Analog/Mixed-Signal IC Designer — Power & RF (Warsaw)
Senior Analog/Mixed-Signal IC Designer — Power & RF (Warsaw)

Aftera - Analog & Mixed-Signal IC Design • Warszawa

Hybrid
PLN 180,000 - 240,000
Competitive salary
Meaningful equity
Growth into Principal/Lead roles
Senior App Engineer - Emulation Prototyping (Hybrid)
Senior App Engineer - Emulation Prototyping (Hybrid)

Cadence • Katowice

Hybrid
PLN 212,314 - 297,239
Competitive salary package
Continuous professional development
Employee Stock Purchase Plan
+4
Analog/Mixed-Signal IC Design Engineer
Analog/Mixed-Signal IC Design Engineer

Aftera - Analog & Mixed-Signal IC Design • Warszawa

Hybrid
PLN 180,000 - 240,000
Competitive salary
Meaningful equity
Growth into Principal/Lead roles
Software Engineer (chip design tools)
Software Engineer (chip design tools)

Antmicro AB • Wrocław

On-site
PLN 171,379 - 257,069
Sr Application Engineer
Sr Application Engineer

Cadence • Katowice

On-site
PLN 212,314 - 297,239
Competitive salary package
Continuous professional development
Employee Stock Purchase Plan
+4